SC2200 datasheet(246/433 Pages) NSC

246 / 433 page

www.national.com

246

Revision 3.0

Core Logic Module (Continued)

SMI Source is EXT_SMI[7:0]. (Read Only. Read Does Not Clear) Indicates whether or not an SMI was caused by a neg-

ative-edge event on EXT_SMI[7:0].

0: No.

1: Yes.

The next level (second level) of SMI status is at F1BAR0+I/O Offset 24h[23:8].

SMI Source is General Timers/Traps. (Read Only, Read Does Not Clear) Indicates whether or not an SMI was caused by

the expiration of one of the General Purpose Timers or one of the User Defined Traps.

0: No.

1: Yes.

The next level (second level) of SMI status is at F1BAR0+I/O Offset 04h/06h.

SMI Source is Software Generated. (Read to Clear) Indicates whether or not an SMI was caused by software.

0: No.

1: Yes.

SMI on an A20M# Toggle. (Read to Clear) Indicates whether or not an SMI was caused by an access to either Port 92h or

the keyboard command which initiates an A20M# SMI

0: No.

1: Yes.

This method of controlling the internal A20M# in the GX1 module is used instead of a pin.

To enable SMI generation, set F0 Index 53h[0] to 1.

SMI Source is a VGA Timer Event. (Read to Clear) Indicates whether or not an SMI was caused by expiration of the VGA

Timer (F0 Index 8Eh).

0: No.

1: Yes.

To enable SMI generation, set F0 Index 83h[3] to 1.

SMI Source is Video Retrace. (Read to Clear) Indicates whether or not an SMI was caused by a video retrace event as

decoded from the internal serial connection (PSERIAL register, bit 7) from the GX1 module.

0: No.

1: Yes.

To enable SMI generation, set F0 Index 83h[2] to 1.

Reserved. Reads as 0.

SMI Source is LPC. (Read Only, Read Does Not Clear) Indicates whether or not an SMI was caused by the LPC interface.

0: No.

1: Yes.

The next level (second level) of SMI status is at F0BAR1+I/O Offset 1Ch[6:5].

SMI Source is ACPI. (Read Only, Read Does Not Clear) Indicates whether or not an SMI was caused by an access (read

or write) to one of the ACPI registers (F1BAR1).

0: No.

1: Yes.

The next level (second level) of SMI status is at F1BAR0+I/O Offset 20h.

SMI Source is XpressAUDIO Subsystem. (Read Only, Read Does Not Clear) Indicates whether or not an SMI was

caused by the audio subsystem.

0: No.

1: Yes.

The second level of status is found in F3BAR0+Memory Offset 10h/12h.

SMI Source is Power Management Event. (Read Only, Read Does Not Clear) Indicates whether or not an SMI was

caused by one of the power management resources (except for GP timers, UDEFx and PCI/ISA function traps which are

reported in bit 9).

0: No.

1: Yes.

The next level (second level) of SMI status is at F0 Index 84h/F4h-87h/F7h.

Table 5-33. F1BAR0+I/O Offset: SMI Status Registers (Continued)

Bit

Description

SC2200 bảng dữ liệu(PDF) 246 Page - National Semiconductor (TI)

SC2200 bảng dữ liệu(HTML) 246 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL