IOBUS0 datasheet(50/88 Pages) FTDI

50 / 88 page

C opyright © Future T ec hnology Devic es I nternational Limited

Datasheet

Vinculum-II Embedded Dual USB Host Controller IC

V ers ion 1 .7

Doc ument N o.: FT _000138 C learance N o.: FT DI# 1 43

The VNC2 SPI interface uses 4 signal lines: SCLK, SS, MOSI and MISO. The signals MOSI, MISO and SS

are always clocked on the rising edge of the SCLK signal.

SS signal must be raised high for the duration of the entire transaction. For data transactions, the SS

must be released for at least one clock cycle after a transaction has completed. It is not necessary to

release SS between Status Read operations.

The ‘Start’ state of MOSI and SS high on the rising edge of SCLK initiates the transfer. The transfer

finishes after 13 clock cycles, and the next transfer starts when MOSI is high during the rising edge of

CLK.

The following Figure 6.16 and

Table 6.9 give details of the bus timing requirements.

Figure 6.16 SPI Slave Mode Timing

Table 6.9 SPI Slave Data Timing

6.3.6.2 SPI Master Data Read Transaction in VNC1L legacy mode

The SPI master must periodically poll for new data in VNC2 Transmit Buffer. It is recommended that this

is done first before sending any command.

The Start and Setup sequence is sent to VNC2 by the SPI master, see Figure 6.17.

The VNC2 clocks out data from its Transmit Buffer on subsequent rising edge clock cycles provided by the

SPI master. This is followed by a status bit generated by VNC2. The Data Read status bit is defined in

Table 6.10.

If the status bit indicates New Data then the byte received is valid. If it indicates Old Data then the

Transmit Buffer in VNC2 is empty and the byte of data received in the current transaction should be

disregarded.

Time

Description

Minimum

Typical

Maximum

Unit

SCLK period

79.37

83.33

SCLK high period

39.68

41.67

39.68

SCLK low period

39.68

41.67

39.68

SCLK driving edge to

MISO/MOSI

0.5

MISO/SS setup time to sample

SCLK edge

MISO/SS hold time from sample

SCLK edge

IOBUS0 bảng dữ liệu(PDF) 50 Page - Future Technology Devices International Ltd.

IOBUS0 bảng dữ liệu(HTML) 50 Page - Future Technology Devices International Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL