THCV231 datasheet(30/56 Pages) THINE

30 / 56 page

THCV231_THCV236_Rev.2.30_E

THine Electronics, Inc.

30/56

Security E

Table 31. Sub-Link Master Control Register

Address

(Hex)

Bit#

R/W

Default

(Hex)

Description

Note

0x00

7:3

0x00

Reserved

INT

Interrupt condition

0: Steady state

1: Interrupt occurred(INT output =L)

LOCKN

V-by-One® HS lock status

0: Locked (LOCKN=L)

1: Unlocked

HTPDN

V-by-One® HS plug status

0: Connected (HTPDN=L)

1: Not connected or Rx inactive

0x01

7:1

0x00

Reserved

SFTRST

Sub-Link soft reset

Write 1: Sub-Link reset

Automatically cleared into 0 after reset action. 0 is always read.

0x02

2WIRE_ACS_END_INT

Cause of interrupt access completion to register of Sub-Link Slave or

Remote side 2-wire serial Slave device

0: Access incomplete

1: Access complete

Any write action: clear this bit into 0

(*1)

LOCKN_INT

Cause of interrupt LOCKN

0: No change on lock status ever

1: Lock status has once changed

Any write action: clear this bit into 0

HTPDN_INT

Cause of interrupt HTPDN

0: No change on plug status ever

1: Plug status has once changed

Any write action: clear this bit into 0

SLAVESIDE_INT

Cause of interrupt Sub-Link Slave side

0: No interrupt at Sub-Link Slave ever

1: Interrupted at Sub-Link Slave once

This bit is cleared when cause of interrupt register at Sub-Link Slave (0x82)

is cleared.

GPIO_INT

Cause of interrupt Sub-Link Master GPIO

0: No change in Master GPIO inputs ever

1: Master GPIO inputs have once changed.

This bit is cleared when GPIOn_INPUT_MONITOR (n=4~0) register (0x41)

is read.

COMERR_INT

Cause of interrupt Sub-Link communication Error

0: No communication error on Sub-Link ever

1: Communication error on Sub-Link once happened

Any write action: clear this bit into 0

2WIRE_TIMEOUT_INT

Cause of interrupt 2-wire serial time out

0: 2-wire serial access in time ever

1: 2-wire serial access has once had time out

Any write action: clear this bit into 0

SLINK_TIMEOUT_INT

Cause of interrupt Sub-Link time out

0: Sub-Link access in time ever

1: Sub-Link has once had time out

Any write action: clear this bit into 0

0x03

(*2)

2WIRE_ACS_END_INT_ENABLE

0: "2WIRE_ACS_END_INT" is blocked to take interrupt action

1: "2WIRE_ACS_END_INT" is allowed to take action on INT output

LOCKN_INT_ENABLE

0: "LOCKN_INT" is blocked to take interrupt action

1: "LOCKN_INT" is allowed to take action on INT output

HTPDN_INT_ENABLE

0: "HTPDN_INT" is blocked to take interrupt action

1: "HTPDN_INT" is allowed to take action on INT output

SLAVESIDE_INT_ENABLE

0: "SLAVESIDE_INT" is blocked to take interrupt action

1: "SLAVESIDE_INT" is allowed to take action on INT output

GPIO_INT_ENABLE

0: "GPIO_INT" is blocked to take interrupt action

1: "GPIO_INT" is allowed to take action on INT output

COMERR_INT_ENABLE

0: "COMERR_INT" is blocked to take interrupt action

1: "COMERR_INT" is allowed to take action on INT output

2WIRE_TIMEOUT_INT_ENABLE

0: "2WIRE_TIMEOUT_INT" is blocked to take interrupt action

1: "2WIRE_TIMEOUT_INT" is allowed to take action on INT output

SLINK_TIMEOUT_INT_ENABLE

0: "SLINK_TIMEOUT_INT" is blocked to take interrupt action

1: "SLINK_TIMEOUT_INT" is allowed to take action on INT output

These registers are always active independent of Interrupt permission register.

When No clock stretching mode, the value is 1 fixed, otherwise 0 fixed

THCV231 bảng dữ liệu(PDF) 30 Page - THine Electronics, Inc.

THCV231 bảng dữ liệu(HTML) 30 Page - THine Electronics, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

bảng dữ liệu tải về

Link URL