LAN8740AI-EN datasheet(4/136 Pages) MICROCHIP

4 / 136 page

LAN8740A/LAN8740Ai

DS00001987A-page 4

 2013-2015 Microchip Technology Inc.

1.0

INTRODUCTION

1.1

General Terms and Conventions

The following is a list of the general terms used throughout this document:

1.2

General Description

The LAN8740A/LAN8740Ai is a low-power 10BASE-T/100BASE-TX physical layer (PHY) transceiver with variable I/O

voltage that is compliant with the IEEE 802.3, 802.3u, and 802.3az (Energy Efficient Ethernet) standards. Energy Effi-

cient Ethernet (EEE) support results in significant power savings during low link utilizations.

The LAN8740A/LAN8740Ai supports communication with an Ethernet MAC via a standard MII (IEEE 802.3u)/RMII inter-

face. It contains a full-duplex 10-BASE-T/100BASE-TX transceiver and supports 10 Mbps (10BASE-T) and 100 Mbps

(100BASE-TX) operation. The LAN8740A/LAN8740Ai implements auto-negotiation to automatically determine the best

possible speed and duplex mode of operation. HP Auto-MDIX support allows the use of direct connect or cross-over

LAN cables. Integrated Wake on LAN (WoL) support provides a mechanism to trigger an interrupt upon reception of a

perfect DA, broadcast, magic packet, or wakeup frame.

The LAN8740A/LAN8740Ai supports both IEEE 802.3-2005 compliant and vendor-specific register functions. However,

no register access is required for operation. The initial configuration may be selected via the configuration pins as

described in Section 3.7, "Configuration Straps". Register-selectable configuration options may be used to further define

the functionality of the transceiver.

The LAN8740A/LAN8740Ai can be programmed to support wake-on-LAN at the physical layer, allowing detection of

configurable Wake-up Frame and Magic packets. This feature allows filtering of packets at the PHY layer, without requir-

ing MAC intervention. Additionally, the LAN8740A/LAN8740Ai supports cable diagnostics which allow the device to

identify opens/shorts and their location on the cable via vendor-specific registers.

Per IEEE 802.3-2005 standards, all digital interface pins are tolerant to 3.6 V. The device can be configured to operate

on a single 3.3 V supply utilizing an integrated 3.3 V to 1.2 V linear regulator. The linear regulator may be optionally

disabled, allowing usage of a high efficiency external regulator for lower system power dissipation.

BYTE

8 bits

FIFO

First In First Out buffer; often used for elasticity buffer

MAC

Media Access Controller

MII

Media Independent Interface

RMII™

Reduced Media Independent Interface

N/A

Not Applicable

Indicates that a logic state is “don’t care” or undefined.

RESERVED Refers to a reserved bit field or address. Unless otherwise noted, reserved bits must always be zero

for write operations. Unless otherwise noted, values are not guaranteed when reading reserved bits.

Unless otherwise noted, do not read or write to reserved addresses.

SMI

Serial Management Interface

LAN8740Ai-EN bảng dữ liệu(PDF) 4 Page - Microchip Technology

LAN8740Ai-EN bảng dữ liệu(HTML) 4 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL