MCP19124 datasheet(86/236 Pages) MICROCHIP

86 / 236 page

MCP19124/5

DS20005619A-page 86

 2016 Microchip Technology Inc.

12.4

Power-Up Timer (PWRT)

The Power-Up Timer provides a fixed 64 ms (nominal)

time-out on power-up only, from POR Reset. The

Power-Up Timer operates from an internal RC

oscillator. The chip is kept in Reset as long as PWRT is

active. The PWRT delay allows the VDD to rise to an

acceptable level. A bit (PWRTE) in the CONFIG

programmed) the Power-Up Timer.

The Power-Up Timer delay will vary from chip to chip

due to:

•VDD variation

• Temperature variation

• Process variation

The Power-Up Timer optionally delays device execution

after a POR event. This timer is typically used to allow

VDD to stabilize before allowing the device to start

running.

The Power-Up Timer is controlled by the PWRTE bit in

the CONFIG register.

12.5

Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware

does not issue a CLRWDT instruction within the time-out

period. The TO and PD bits in the STATUS register are

changed to indicate the WDT Reset. Refer to

Section 15.0 “Watchdog Timer (WDT)” for more

information.

12.6

Start-Up Sequence

Upon the release of a POR, the following must occur

before the device begins executing:

• Power-Up Timer runs to completion (if enabled)

• Oscillator start-up timer runs to completion

•MCLR must be released (if enabled)

The total time-out will vary based on PWRTE bit status.

For example, with PWRTE bit erased (PWRT disabled),

there will be no time-out at all. Figures 12-4, 12-5

and 12-6 depict time-out sequences.

Since the time-outs occur from the POR pulse, if MCLR

is kept low long enough, the time-outs will expire. Then,

bringing MCLR high will begin execution immediately

(refer to Figure 12-5). This is useful for testing purposes

or to synchronize more than one MCP19124/5 device

operating in parallel.

12.6.1

POWER CONTROL (PCON)

The Power Control (PCON) register (address 8Eh) has

two Status bits to indicate what type of Reset occurred

last.

FIGURE 12-4:

TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR): CASE 1

Note:

Voltage spikes below AGND at the MCLR

pin, inducing currents greater than 80 mA,

may cause latch-up. Thus, a series

resistor of 50-100 should be used when

applying a “low” level to the MCLR pin,

rather than pulling this pin directly to

AGND.

TPWRT

TIOSCST

VDD

MCLR

Internal POR

PWRT Time-Out

OST Time-Out

Internal Reset

MCP19124 bảng dữ liệu(PDF) 86 Page - Microchip Technology

MCP19124 bảng dữ liệu(HTML) 86 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL