 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MCP19124 bảng dữ liệu(PDF) 76 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP19124 bảng dữ liệu(HTML) 76 Page - Microchip Technology |
|
|
76 / 236 page  TABLE 10-4: MCP19124/5 SPECIAL REGISTERS SUMMARY BANK 2 Addr. Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR Reset Value on all other resets (1) Bank 2 100h INDF Addressing this location uses contents of FSR to address data memory (not a physical register) xxxx xxxx xxxx xxxx 101h TMR0 Timer0 Module’s Register xxxx xxxx uuuu uuuu 102h PCL Program Counter's (PC) Least Significant byte 0000 0000 0000 0000 103h STATUS IRP RP1 RP0 TO PD ZDC C 0001 1xxx 000q quuu 104h FSR Indirect data memory address pointer xxxx xxxx uuuu uuuu 105h WPUGPA — —WPUA5 — WPUA3 WPUA2 WPUA1 WPUA0 --1- 1111 --u- uuuu 106h WPUGPB WPUB7 WPUB6 WPUB5 WPUB4 — —WPUB1 — 1111 --1- uuuu --u- 107h PE1 PDRVEN SDRVEN PDRVBY SDRVBY — ISPUEN PWMSTR_PEN PWMSTR_SEN 0000 -100 0000 -100 108h MODECON MSC1 MSC0 — —MSC2 — — — 00-- 0--- 00-- 0--- 109h ABECON DIGOEN DSEL2 DSEL1 DSEL0 DRUVSEL EA2DIS EA1DIS ANAOEN 0000 0000 0000 0000 10Ah PCLATH — — — Write buffer for upper 5 bits of program counter ---0 0000 ---0 0000 10Bh INTCON GIE PEIE T0IE INTE IOCE T0IF INTF IOCF (2) 0000 000x 0000 000u 10Ch — Reserved — — 10Dh VEAOFFCAL — VEAOFFCAL6 VEAOFFCAL5 VEAOFFCAL4 VEAOFFCAL3 VEAOFFCAL2 VEAOFFCAL1 VEAOFFCAL0 -xxx xxxx -uuu uuuu 10Eh — Unimplemented — — 10Fh — Unimplemented — — 110h SSPADD ADD<7:0> 0000 0000 0000 0000 111h SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register xxxx xxxx uuuu uuuu 112h SSPCON1 WCOL SSPOV SSPEN CKP SSPM<3:0> 0000 0000 0000 0000 113h SSPCON2 GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN 0000 0000 0000 0000 114h SSPCON3 ACKTIM PCIE SCIE BOEN SDAHT SBCDE AHEN DHEN 0000 0000 0000 0000 115h SSPMSK1 MSK<7:0> 1111 1111 1111 1111 116h SSPSTAT SMP CKE D/A PS R/W UA BF —— 117h SSPADD2 ADD2<7:0> 0000 0000 0000 0000 118h SSPMSK2 MSK2<7:0> 1111 1111 1111 1111 119h VRSPCAL — — — VRSPCAL4 VRSPCAL3 VRSPCAL2 VRSPCAL1 VRSPCAL0 ---x xxxx ---u uuuu 11Ah VR2SPCAL — — — VR2SPCAL4 VR2SPCAL3 VR2SPCAL2 VR2SPCAL1 VR2SPCAL0 ---x xxxx ---u uuuu 11Bh — Unimplemented — — 11Ch — Unimplemented — — 11Dh — Unimplemented — — 11Eh — Unimplemented — — 11Fh — Unimplemented — — Legend: — = Unimplemented locations read as ‘0’, u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Note 1: Other (non power-up) resets include MCLR Reset and Watchdog Timer Reset during normal operation. 2: MCLR and WDT reset does not affect the previous value data latch. The IOCF bit will be cleared upon reset but will be set again if the mismatch exists. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
