MT9072AB datasheet(219/275 Pages) ZARLINK

219 / 275 page

MT9072

Data Sheet

219

Zarlink Semiconductor Inc.

2F0EM

(0)

Framer 0 Elastic Mask. This is the mask bit for the F0EVS status bit in the Interrupt Vector

remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will

function normally.

1F0RM

(0)

Framer 0 Rx Line Mask. This is the mask bit for the F0RVS status bit in the Interrupt Vector

remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will

function normally.

0F0SM

(0)

Framer 0 Sync and Overflow Mask. This is the mask bit for the F0SVS status bit in the Interrupt

Vector Register (address 910). If this mask bit is one, the corresponding Interrupt Vector status bit

will remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will

function normally.

Bit

Name

Functional Description

F7HM

(0)

Framer 7 HDLC Mask. This is the mask bit for the F7HVS status bit in the Interrupt Vector

remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will

function normally.

F7EM

(0)

Framer 7 Elastic Mask. This is the mask bit for the F7EVS status bit in the Interrupt Vector

remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will

function normally.

F7RM

(0)

Framer 7 Rx Line Mask. This is the mask bit for the F7RVS status bit in the Interrupt Vector

remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will

function normally.

F7SM

(0)

Framer 7 Sync and Overflow Mask. This is the mask bit for the F7SVS status bit in the Interrupt

Vector Register(address 911). If this mask bit is one, the corresponding Interrupt Vector status bit

will remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will

function normally.

F6HM Framer 6 HDLC Mask. This is the mask bit for the F6HVS status bit in the Interrupt Vector

remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will

function normally.

F6EM

(0)

Framer 6 Elastic Mask. This is the mask bit for the F6EVS status bit in the Interrupt Vector

remain inactive (zero). If this mask bit is zero, the corresponding Interrupt Vector status bit will

function normally.

Table 197 - Interrupt Vector 2 Mask Register (R/W Address 903) (E1)

Bit

Name

Functional Description

Table 196 - Interrupt Vector 1 Mask Register (R/W Address 902) (E1)

MT9072AB bảng dữ liệu(PDF) 219 Page - Zarlink Semiconductor Inc

MT9072AB bảng dữ liệu(HTML) 219 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL