AS4C32M16D2 datasheet(39/70 Pages) ALSC

tên linh kiện	AS4C32M16D2

Giải thích chi tiết về linh kiện	512M (32M x 16 bit) DDRII Synchronous DRAM

PDF	70 Pages

Scroll/Zoom	100%

nhà sản xuất	ALSC [Alliance Semiconductor Corporation]

Trang chủ	https://www.alliancememory.com

Logo

39 / 70 page

AS4C32M16D2

Alliance Memory Inc. 551 Taylor Way, San Carlos, CA 94070

TEL: (650) 610-6800

FAX: (650) 620-9211

Alliance Memory Inc. reserves the right to change products or specification without notice.

Rev. 1.1

Feb. /2013

Timing Waveforms

Figure 8. Initialization sequence after power-up

CK#

tCH

CKE

Command

tCL

tIS

ODT

tIS

NOP

PRE

ALL

EMR

MRS

PRE

ALL

REF

MRS

EMR

ANY

CMD

400ns

tRP

tMRD

tRP

tMRD

Follow OCD Flowchart

tOIT

min 200 Cycle

DLL

ENABLE

DLL

RESET

OCD

Default

OCD

CAL.MOD

E EXIT

NOTE 1: To guarantee ODT off, VREF must be valid and a LOW level must be applied to the ODT pin.

tRFC

Figure 9. OCD drive mode

CK#

Hi-Z

DQS

DQS#

DQs HIGH for Drive(1)

CMD

OCD calibration mode exit

tOIT

Enter Drive mode

EMRS

NOP

EMRS

DQS HIGH & DQS# LOW for Drive(1), DQS LOW & DQS# HIGH for Drive(0)

DQs LOW for Drive(0)

tOIT

Hi-Z

NOTE : Drive mode, both Drive(1) and Drive(0), is used for controllers to measure DDR2 SDRAM Driver

impedance.In this mode, all outputs are driven out tOIT after "enter drive mode" command and all output

drivers are turned-off tOIT after "OCD calibration mode exit" command.

AS4C32M16D2 bảng dữ liệu(PDF) 39 Page - Alliance Semiconductor Corporation

AS4C32M16D2 bảng dữ liệu(HTML) 39 Page - Alliance Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

bảng dữ liệu tải về

Link URL