TMS320C6421 datasheet(73/222 Pages) TI1

73 / 222 page

3.5 Configurations At Reset

3.5.1

Device and Peripheral Configurations at Device Reset

TMS320C6421

Fixed-Point Digital Signal Processor

www.ti.com

SPRS346D – JANUARY 2007 – REVISED JUNE 2008

For Host Boots (HPI Boot), the DSPBOOTADDR register is also used for communication between the

Host and the bootloader code during boot. For Host Boots, the DSPBOOTADDR register defaults to

Internal Bootloader ROM, and the C64x+ CPU is immediately released from reset so that it can begin

executing the bootloader code in this internal ROM. The bootloader code waits for the Host to boot the

device. Once the Host is done booting the device, it must write a new starting address into the

DSPBOOTADDR register, and follow with writing BOOTCMPLT.BC = 1 to indicate the boot is complete.

As soon as the bootloader code detects BOOTCMPLT.BC = 1, it instructs the CPU to jump to this new

DSPBOOTADDR address. At this point, the CPU continues the rest of the code execution starting from

the new DSPBOOTADDR location and the boot is completed.

Some device configurations are determined at reset. The following subsections give more details.

Table 2-7, BOOT Terminal Functions, lists the device boot and configuration pins that are latched at

device reset for configuring basic device settings for proper device operation. Table 3-10 summarizes the

device boot and configuration pins, and the device functions that they affect.

Table 3-10. Default Functions Affected by Device Boot and Configuration Pins

DEVICE BOOT AND

BOOT SELECTED

PIN MUX CONTROL

GLOBAL SETTING

PERIPHERAL SETTING

CONFIGURATION PINS

BOOTMODE[3:0]

Boot Mode

PINMUX0/PINMUX1

I/O Pin Power:

PSC/Peripherals:

Registers:

Based on

BOOTMODE[3:0], the

bootloader code programs bootloader code programs

bootloader code programs VDD3P3V_PWDN register the PSC to put

PINMUX0 and PINMUX1

to power up the I/O pins

boot-related peripheral(s)

registers to select the

required for boot.

in the Enable State, and

appropriate pin functions

programs the peripheral(s)

required for boot.

for boot operation.

FASTBOOT

Fastboot

–

Sets Device Frequency:

–

Based on BOOTMODE,

FASTBOOT, and PLLMS;

the bootloader code

programs PLLC1.

PLLMS[2:0]

If FASTBOOT = 1, the

–

Sets Device Frequency:

–

PLLMS[2:0] selects the

Based on BOOTMODE,

FASTBOOT PLL

FASTBOOT, and PLLMS;

Multiplier.

the bootloader code

programs PLLC1.

AEM[2:0]

–

PINMUX0.AEM:

–

PSC/EMIFA:

Sets the default of this

The EMIFA module state

field to control the EMIFA

defaults to SwRstDisable

Pinout Mode.

if AEM = 0; otherwise, the

EMIFA module state

Affects the pin muxing in

defaults to Enable.

EMIFA Sub-Block 0, 1,

and 3.

LENDIAN

–

Device endianess

–

For proper device operation, external pullup/pulldown resistors may be required on these device boot and

configuration pins. For discussion situations where external pullup/pulldown resistors are required, see

Section 3.9.1, Pullup/Pulldown Resistors.

Note: The C6421 configuration inputs (BOOTMODE[3:0], FASTBOOT, PLLMS[2:0], AEM[2:0], and

LENDIAN) are multiplexed with other functional pins. These pins function as device boot and configuration

Submit Documentation Feedback

Device Configurations

TMS320C6421 bảng dữ liệu(PDF) 73 Page - Texas Instruments

TMS320C6421 bảng dữ liệu(HTML) 73 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL