công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TMS320C6472ECTZ bảng dữ liệu(PDF) 162 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện TMS320C6472ECTZ
Giải thích chi tiết về linh kiện  TMS320C6472 Fixed-Point Digital Signal Processor
PDF  269 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320C6472ECTZ bảng dữ liệu(HTML) 162 Page - Texas Instruments

Back Button TMS320C6472ECTZ Datasheet HTML 158Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 159Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 160Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 161Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 162Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 163Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 164Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 165Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 166Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 162 / 269 page
background image
PLLV2
CLKIN2
PLLCTL
1
0
PLLEN
/2
SYSCLK13
/10,/4
SYSCLK14
/100
SYSCLK15
/2
SYSCLK16
/10
SYSCLK17
/100
SYSCLK18
PLL2Controller
PLL2
PLLRST
PLLPWRDN
BypassMode
TMS320C6472
SPRS612G
– JUNE 2009 – REVISED JULY 2011
www.ti.com
Figure 7-25. PLL2 and PLL2 Controller
Table 7-31. PLL2 Clock Frequency Ranges
CLOCK SIGNAL
REQUIRED FREQUENCY
UNIT
CLKIN2
25
MHz
SYSCLK13
250
MHz
SYSCLK14
50 or 125
MHz
SYSCLK15
5
MHz
SYSCLK16
250
MHz
SYSCLK17
50
MHz
SYSCLK18
5
MHz
7.9.1.2
PLL2 Controller
The PLL2 controller provides the control to reset PLL2. It is also capable of placing it in a power-down
condition for systems where Ethernet is not being used.
7.9.1.3
PLL2 Stabilization, Lock, and Reset Times
The PLL stabilization time is the amount of time that must be allotted for the internal PLL regulators to
become stable after device powerup. The PLL should not be operated until this stabilization time has
expired. The PLL reset time is the amount of wait time needed when resetting the PLL (writing PLLRST =
1), in order for the PLL to properly reset, before bringing the PLL out of reset (writing PLLRST = 0). For
the PLL2 reset time value, see Table 7-32. The PLL lock time is the amount of time needed from when the
PLL is taken out of reset (PLLRST = 1 with PLLEN = 0) to when the PLL controller can be switched to PLL
mode (PLLEN=1). The PLL2 lock time is given in Table 7-32.
162
C64x+ Peripheral Information and Electrical Specifications
Copyright
© 2009–2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s) :TMS320C6472



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com