UCD3138128APFC datasheet(42/83 Pages) TI1

42 / 83 page

Digital Comparator 0

Control

Digital Comparator 1

Control

Digital Comparator 2

Control

Digital Comparator 3

Control

Front End

Control 0

Front End

Control 1

Front End

Control 2

Analog

Comparator 0

Analog Comparator 0

Control

Analog

Comparator 1

Analog Comparator 1

Control

Analog

Comparator 2

Analog Comparator 2

Control

Analog

Comparator 3

Analog Comparator 3

Control

Analog

Comparator 4

Analog Comparator 4

Control

Analog

Comparator 5

Analog Comparator 5

Control

Analog

Comparator 6

Analog Comparator 6

Control

External GPIO

Detection

fault[2:0]

DPWM 0

DPWM 1

DPWM 2

DPWM 3

DPWM 0

Fault Control

DPWM 1

Fault Control

DPWM 2

Fault Control

DPWM 3

Fault Control

Analog Comparator

Automated Ramp

DCM Detection

HFO/LFO

Fail Detect

UCD3138128A

SLUSC99 – JULY 2016

www.ti.com

Product Folder Links: UCD3138128A

Submit Documentation Feedback

Figure 29. Fault Mux Block Diagram

9.3.7 Communication Ports

9.3.7.1 SCI (UART) Serial Communication Interface

maximum

two

independent

Serial

Communication

Interface

(SCI)

Universal

Asynchronous

Receiver/Transmitter (UART) interfaces are included within the device for asynchronous start-stop serial data

communication (see the pin out sections for details). Each interface has a 24 bit pre-scaler for supporting

programmable baud rates, a programmable data word and stop bit options. Half or full duplex operation is

configurable through register bits. A loop back feature can also be setup for firmware verification. Both SCI-TX

and SCI-RX pin sets can be used as GPIO pins when the peripheral is not being used.

9.3.7.2 PMBUS/I2C

The UCD3138xA has two independent interfaces which both support PMBus and I2C in master and slave modes.

Only one of the interfaces has control of the address pin current sources as well as support for the optional

Control and Alert lines described in the PMBus specification. Other than these differences, the interfaces are

identical.

The PMBus/I2C interface is designed to minimize the processor overhead required for interface. It can

automatically detect and acknowledge addresses. It handles start and stop conditions automatically, and can

clock stretch until the processor has time to poll the PMBus status. It will automatically receive and send up to 4

bytes at a time. It can automatically verify and generate a PEC. This means that a write byte command can be

received by the processor with only one function call.

The interface also supports automatic ACK of two independent addresses. If both PMBus/I2C interfaces are used

at the same time a total of 4 independent addresses can be automatically detected.

UCD3138128APFC bảng dữ liệu(PDF) 42 Page - Texas Instruments

UCD3138128APFC bảng dữ liệu(HTML) 42 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

bảng dữ liệu tải về

Link URL