công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TLK1201ARCP bảng dữ liệu(PDF) 12 Page - Texas Instruments

tên linh kiện TLK1201ARCP
Giải thích chi tiết về linh kiện  Single Monolithic PLL Design
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

TLK1201ARCP bảng dữ liệu(HTML) 12 Page - Texas Instruments

Back Button TLK1201ARCP_16 Datasheet HTML 8Page - Texas Instruments TLK1201ARCP_16 Datasheet HTML 9Page - Texas Instruments TLK1201ARCP_16 Datasheet HTML 10Page - Texas Instruments TLK1201ARCP_16 Datasheet HTML 11Page - Texas Instruments TLK1201ARCP_16 Datasheet HTML 12Page - Texas Instruments TLK1201ARCP_16 Datasheet HTML 13Page - Texas Instruments TLK1201ARCP_16 Datasheet HTML 14Page - Texas Instruments TLK1201ARCP_16 Datasheet HTML 15Page - Texas Instruments TLK1201ARCP_16 Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 24 page
background image
www.ti.com
TRANSMITTER/RECEIVER CHARACTERISTICS
80%
50%
20%
tr
tr
tf
tf
80%
50%
20%
∼ V
∼ V
∼ V
∼ V
80%
20%
0 V
∼ 1V
∼ −1V
TX+
TX−
VOD
TLK1201ARCP, TLK1201AIRCP
ETHERNET TRANSCEIVERS
SLLS580D – FEBRUARY 2004 – REVISED SEPTEMBER 2007
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT(1)
Rt = 50Ω
600
850
1100
VOD = |TxD-TxN|
mV
Rt = 75 Ω
800
1050
1200
Rt = 50Ω
V(cm)
Transmit common mode voltage range
1100
1250
1400
mV
Rt = 75 Ω
Receiver input voltage requirement,
200
1600
mV
VID = |RxP - RxN|
Receiver common mode voltage range, (RxP
1000
1250
2250
mV
+ RxN)/2
Ilkg(R)
Receiver input leakage current
-350
350
μA
CI
Receiver input capacitance
2
pF
Differential output jitter, Random +
deterministic, PRBS pattern,
0.24
UI
Rω = 125 MHz
t(TJ)
Serial data total jitter (peak-to-peak)
Differential output jitter, Random +
deterministic, PRBS pattern,
0.2
UI
Rω = 106.25 MHz
Differential output jitter, PRBS pattern,
t(DJ)
Serial data deterministic jitter (peak-to-peak)
0.10
UI
Rω = 125 MHz
tr, tf
Differential signal rise, fall time (20% to 80%)
RL = 50 Ω, CL = 5 pF, See Figure 7
100
250
ps
Differential input jitter, Random +
0.25
UI
deterministic, Rω = 125 MHz
Serial data jitter tolerance minimum required
Differential input jitter, random +
eye opening, (per IEEE-802.3 specification)
determinisitc, PRBS pattern at zero
0.3
UI
crossing
Receiver data acquisition lock time from
500
μs
powerup
Data relock time from loss of synchronization
1024
Bit times
TBI modes
See Figure 1
19
20
td(Txlatency)
Tx latency
UI
DDR mode
29
30
TBI modes
See Figure 6
20
31
DDR mode
27
34
TBI mode
600–620 Mbps
24
28
td(Rxlatency)
Rx latency
UI
DDR mode
600–620 Mbps
27
31
TBI mode
1228.8 Mbps
25
29
DDR mode
1228.8 Mbps
27
33
(1)
UI = serial bit time
Figure 7. Differential and Common-Mode Output Voltage Definitions
12
Submit Documentation Feedback
Copyright © 2004–2007, Texas Instruments Incorporated
Product Folder Link(s): TLK1201ARCP TLK1201AIRCP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com