| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
34AA04T-E/ST bảng dữ liệu(PDF) 3 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
34AA04T-E/ST bảng dữ liệu(HTML) 3 Page - Microchip Technology |
|
3 / 36 page ![]() 2014 Microchip Technology Inc. DS20005271B-page 3 34AA04 TABLE 1-2: AC SPECIFICATIONS AC CHARACTERISTICS VCC = +1.7V to +3.6V Industrial (I): TA = -40°C to +85°C Automotive (E): TA = -40°C to +125°C Param. No. Symbol Characteristic Min. Max. Units Conditions 1FCLK Clock Frequency (Note 2) 10 10 10 100 400 1000 kHz 1.7V VCC < 1.8V 1.8V VCC 2.2V 2.2V VCC 3.6V 2THIGH Clock High Time 4000 600 260 — — — ns 1.7V VCC < 1.8V 1.8V VCC 2.2V 2.2V VCC 3.6V 3TLOW Clock Low Time 4700 1300 500 — — — ns 1.7V VCC < 1.8V 1.8V VCC 2.2V 2.2V VCC 3.6V 4TR SDA and SCL Rise Time (Note 1) — — — 1000 300 120 ns 1.7V VCC < 1.8V 1.8V VCC 2.2V 2.2V VCC 3.6V 5TF SDA and SCL Fall Time (Note 1) — — — 300 300 120 ns 1.7V VCC < 1.8V 1.8V VCC 2.2V 2.2V VCC 3.6V 6THD:STA Start Condition Hold Time 4000 600 260 — — — ns 1.7V VCC < 1.8V 1.8V VCC 2.2V 2.2V VCC 3.6V 7TSU:STA Start Condition Setup Time 4700 600 260 — — — ns 1.7V VCC < 1.8V 1.8V VCC 2.2V 2.2V VCC 3.6V 8THD:DAT Data Input Hold Time 0 — ns (Note 3) 9TSU:DAT Data Input Setup Time 250 100 50 — — — ns 1.7V VCC < 1.8V 1.8V VCC 2.2V 2.2V VCC 3.6V 10 TSU:STO Stop Condition Setup Time 4000 600 260 — — — ns 1.7V VCC < 1.8V 1.8V VCC 2.2V 2.2V VCC 3.6V 11 TAA Output Valid from Clock (Note 3) 200 200 — 3450 900 350 ns 1.7V VCC < 1.8V 1.8V VCC 2.2V 2.2V VCC 3.6V 12 TBUF Bus Free Time: Time the bus must be free before a new transmission can start 4700 1300 500 — — — ns 1.7V VCC < 1.8V 1.8V VCC 2.2V 2.2V VCC 3.6V 13 TSP Input Filter Spike Suppression (SDA and SCL pins) —50 ns (Note 1) 14 TWC Write Cycle Time (byte or page) — 5 ms — 15 TTIMEOUT Bus Timeout Time 25 35 ms — 16 — Endurance 1M — cycles Page mode, 25°C, VCC = 3.6V (Note 4) Note 1: Not 100% tested. 2: The minimum clock frequency of 10 kHz is to prevent the bus timeout from occurring. 3: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 200 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions. 4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from Microchip’s web site at www.microchip.com. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |