SN65DP149 datasheet(13/54 Pages) TI1

13 / 54 page

SN65DP149, SN75DP149

www.ti.com

SLLSEL2C – SEPTEMBER 2015 – REVISED JULY 2016

Product Folder Links: SN65DP149 SN75DP149

Submit Documentation Feedback

(1)

Cb = total capacitance of one bus line in pF.

7.12 DDC and I

2C Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Rise time of both SDA and SCL signals

Vcc = 3.3-V

300

Fall time of both SDA and SCL signals

300

tHIGH

Pulse duration, SCL high

0.6

μs

tLOW

Pulse duration, SCL low

1.3

μs

tSU1

Setup time, SDA to SCL

100

tST, STA

Setup time, SCL to start condition

0.6

μs

tHD,STA

Hold time, start condition to SCL

0.6

μs

tST,STO

Setup time, SCL to stop condition

0.6

μs

t(BUF)

Bus free time between stop and start condition.

1.3

μs

tPLH1

Propagation delay time, low-to-high-level output

Source-to-sink: 100-kbps pattern;

Cb(Sink) = 400-pF(1);

See Figure 14

360

tPHL1

Propagation delay time, high-to-low-level output

230

tPLH2

Propagation delay time, low-to-high-level output

Sink to Source: 100-kbps pattern;

Cb(Source) = 100-pF(1);

See Figure 15

250

tPHL2

Propagation delay time, high-to-low-level output

200

SN65DP149 bảng dữ liệu(PDF) 13 Page - Texas Instruments

SN65DP149 bảng dữ liệu(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

bảng dữ liệu tải về

Link URL