công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MB9B360R bảng dữ liệu(PDF) 138 Page - Cypress Semiconductor

tên linh kiện MB9B360R
Giải thích chi tiết về linh kiện  32-Bit ARM짰 Cortex짰 - M4F FM4 Microcontroller
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CYPRESS [Cypress Semiconductor]
Trang chủ  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

MB9B360R bảng dữ liệu(HTML) 138 Page - Cypress Semiconductor

Back Button MB9B360R Datasheet HTML 134Page - Cypress Semiconductor MB9B360R Datasheet HTML 135Page - Cypress Semiconductor MB9B360R Datasheet HTML 136Page - Cypress Semiconductor MB9B360R Datasheet HTML 137Page - Cypress Semiconductor MB9B360R Datasheet HTML 138Page - Cypress Semiconductor MB9B360R Datasheet HTML 139Page - Cypress Semiconductor MB9B360R Datasheet HTML 140Page - Cypress Semiconductor MB9B360R Datasheet HTML 141Page - Cypress Semiconductor MB9B360R Datasheet HTML 142Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 138 / 166 page
background image
Document Number: 002-04872 Rev.*A
Page 138 of 166
MB9B360R Series
High-Speed Mode
Clock CLK (All values are referred to V
IH and VIL)
(VCC = 2.7V to 3.6V, VSS = 0V)
Parameter
Symbol
Pin name
Conditions
Value
Remarks
Min
Max
Clock frequency
Data Transfer Mode
fPP
S_CLK
CCARD ≤ 10pF
(1card)
0
32
MHz
Clock low time
tWL
S_CLK
7
-
ns
Clock high time
tWH
S_CLK
7
-
ns
Clock rising time
tTLH
S_CLK
-
3
ns
Clock falling time
tTHL
S_CLK
-
3
ns
Card Inputs CMD, DAT (referenced to Clock CLK)
Parameter
Symbol
Pin name
Conditions
Value
Remarks
Min
Max
Input set-up time
tISU
S_CMD,
S_DATA3:0
CCARD ≤ 10pF
(1card)
8
-
ns
Input hold time
tIH
S_CMD,
S_DATA3:0
2
-
ns
Card Outputs CMD, DAT (referenced to Clock CLK)
Parameter
Symbol
Pin name
Conditions
Value
Remarks
Min
Max
Output Delay time
during Data Transfer
Mode
tODLY
S_CMD,
S_DATA3:0
CL ≤ 40pF
(1card)
-
22
ns
Output Hold time
tOH
S_CMD,
S_DATA3:0
CL ≥ 15pF
(1card)
2.5
-
ns
Total System
capacitance for each
line*
CL
-
1card
-
40
pF
*: In order to satisfy severe timing, host shall drive only one card.
High-Speed Mode
Notes:
• The Card Input corresponds to the Host Output and the Card Output corresponds to the Host Input because this model is the
Host.
• In high-speed mode, set the Clock frequency (fPP) and the AHB Bus Clock frequency to the same values.
VIL
VIL
tWL
tWH
VIH
VIH
VIH
tTHL
tTLH
tISU
VIH
VIL
VIH
VIL
tIH
VOH
VOL
VOH
VOL
tODLY(Max)
tOH(Min)
50%VCC
50%VCC
S_CLK
(SD Clock)
S_CMD,
S_DATA3:0
(Card Input)
S_CMD,
S_DATA3:0
(Card Output)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com