công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

DSP56362AD bảng dữ liệu(PDF) 26 Page - Motorola, Inc

tên linh kiện DSP56362AD
Giải thích chi tiết về linh kiện  24-Bit Audio Digital Signal Processor
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MOTOROLA [Motorola, Inc]
Trang chủ  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56362AD bảng dữ liệu(HTML) 26 Page - Motorola, Inc

Back Button DSP56362AD Datasheet HTML 22Page - Motorola, Inc DSP56362AD Datasheet HTML 23Page - Motorola, Inc DSP56362AD Datasheet HTML 24Page - Motorola, Inc DSP56362AD Datasheet HTML 25Page - Motorola, Inc DSP56362AD Datasheet HTML 26Page - Motorola, Inc DSP56362AD Datasheet HTML 27Page - Motorola, Inc DSP56362AD Datasheet HTML 28Page - Motorola, Inc DSP56362AD Datasheet HTML 29Page - Motorola, Inc DSP56362AD Datasheet HTML 30Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 168 page
background image
1-18
DSP56362 Advance Information
MOTOROLA
Signal/Connection Descriptions
Serial Host Interface
SERIAL HOST INTERFACE
The SHI has five I/O signals that can be configured to allow the SHI to operate in either SPI or I2C mode.
Table 1-10 Serial Host Interface Signals
Signal Name
Signal Type
State
during
Reset
Signal Description
SCK
SCL
Input or
output
Input or
output
Tri-stated
SPI Serial Clock—The SCK signal is an output
when the SPI is configured as a master and a
Schmitt-trigger input when the SPI is configured as
a slave. When the SPI is configured as a master,
the SCK signal is derived from the internal SHI
clock generator. When the SPI is configured as a
slave, the SCK signal is an input, and the clock
signal from the external master synchronizes the
data transfer. The SCK signal is ignored by the SPI
if it is defined as a slave and the slave select (SS)
signal is not asserted. In both the master and slave
SPI devices, data is shifted on one edge of the SCK
signal and is sampled on the opposite edge where
data is stable. Edge polarity is determined by the
SPI transfer protocol.
I2C Serial Clock—SCL carries the clock for I2C bus
transactions in the I2C mode. SCL is a Schmitt-
trigger input when configured as a slave and an
open-drain output when configured as a master.
SCL should be connected to VCC through a pull-up
resistor.
This signal is tri-stated during hardware, software,
and individual reset. Thus, there is no need for an
external pull-up in this state.
This input is 5 V tolerant.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com