công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

DSP56362AD bảng dữ liệu(PDF) 19 Page - Motorola, Inc

tên linh kiện DSP56362AD
Giải thích chi tiết về linh kiện  24-Bit Audio Digital Signal Processor
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MOTOROLA [Motorola, Inc]
Trang chủ  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56362AD bảng dữ liệu(HTML) 19 Page - Motorola, Inc

Back Button DSP56362AD Datasheet HTML 15Page - Motorola, Inc DSP56362AD Datasheet HTML 16Page - Motorola, Inc DSP56362AD Datasheet HTML 17Page - Motorola, Inc DSP56362AD Datasheet HTML 18Page - Motorola, Inc DSP56362AD Datasheet HTML 19Page - Motorola, Inc DSP56362AD Datasheet HTML 20Page - Motorola, Inc DSP56362AD Datasheet HTML 21Page - Motorola, Inc DSP56362AD Datasheet HTML 22Page - Motorola, Inc DSP56362AD Datasheet HTML 23Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 168 page
background image
Signal/Connection Descriptions
Interrupt and Mode Control
MOTOROLA
DSP56362 Advance Information
1-11
MODC/IRQC
Input
Input
Mode Select C/External Interrupt Request C—
MODC/IRQC is an active-low Schmitt-trigger input,
internally synchronized to the DSP clock. MODC/IRQC
selects the initial chip operating mode during hardware
reset and becomes a level-sensitive or negative-edge-
triggered, maskable interrupt request input during
normal instruction processing. MODA, MODB, MODC,
and MODD select one of 16 initial chip operating
modes, latched into OMR when the RESET signal is
deasserted. If IRQC is asserted synchronous to
CLKOUT, multiple processors can be resynchronized
using the WAIT instruction and asserting IRQC to exit
the wait state.
This input is 5 V tolerant.
MODD/IRQD
Input
Input
Mode Select D/External Interrupt Request D—
MODD/IRQD is an active-low Schmitt-trigger input,
internally synchronized to the DSP clock. MODD/IRQD
selects the initial chip operating mode during hardware
reset and becomes a level-sensitive or negative-edge-
triggered, maskable interrupt request input during
normal instruction processing. MODA, MODB, MODC,
and MODD select one of 16 initial chip operating
modes, latched into OMR when the RESET signal is
deasserted. If IRQD is asserted synchronous to
CLKOUT, multiple processors can be resynchronized
using the WAIT instruction and asserting IRQD to exit
the wait state.
This input is 5 V tolerant.
Table 1-8 Interrupt and Mode Control (Continued)
Signal Name
Type
State during
Reset
Signal Description
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com