| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DSP56362AD bảng dữ liệu(PDF) 74 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56362AD bảng dữ liệu(HTML) 74 Page - Motorola, Inc |
|
74 / 168 page ![]() 2-36 DSP56362 Advance Information MOTOROLA Specifications External Memory Expansion Port (Port A) 186 CAS assertion to data not valid (write) tDH 3.25 × TC − 4.0 36.6 — ns 187 RAS assertion to data not valid (write) tDHR 5.75 × TC − 4.0 67.9 — ns 188 WR assertion to CAS assertion tWCS 5.5 × TC − 4.3 64.5 — ns 189 CAS assertion to RAS assertion (refresh) tCSR 1.5 × TC − 4.0 14.8 — ns 190 RAS deassertion to CAS assertion (refresh) tRPC 1.75 × TC − 4.0 17.9 — ns 191 RD assertion to RAS deassertion tROH 8.5 × TC − 4.0 102. 3 —ns 192 RD assertion to data valid tGA 7.5 × TC − 6.5 — 87.3 ns 193 RD deassertion to data not valid4 tGZ 0.0 0.0 — ns 194 WR assertion to data active 0.75 × TC − 0.3 9.1 — ns 195 WR deassertion to data high impedance 0.25 × TC —3.1 ns Notes: 1. The number of wait states for out-of-page access is specified in the DCR. 2. The refresh period is specified in the DCR. 3. The asynchronous delays specified in the expressions are valid for DSP56362. 4. RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is tOFF and not tGZ. 5. Either tRCH or tRRH must be satisfied for read cycles. Table 2-15 DRAM Out-of-Page and Refresh Timings, Eleven Wait States1, 2 No. Characteristics4 Symbol Expression3 100 MHz Unit Min Max 157 Random read or write cycle time tRC 12 × TC 120.0 — ns 158 RAS assertion to data valid (read) tRAC 6.25 × TC − 7.0 — 55.5 ns 159 CAS assertion to data valid (read) tCAC 3.75 × TC − 7.0 — 30.5 ns 160 Column address valid to data valid (read) tAA 4.5 × TC − 7.0 — 38.0 ns 161 CAS deassertion to data not valid (read hold time) tOFF 0.0 — ns 162 RAS deassertion to RAS assertion tRP 4.25 × TC − 4.0 38.5 — ns 163 RAS assertion pulse width tRAS 7.75 × TC − 4.0 73.5 — ns 164 CAS assertion to RAS deassertion tRSH 5.25 × TC − 4.0 48.5 — ns 165 RAS assertion to CAS deassertion tCSH 6.25 × TC − 4.0 58.5 — ns Table 2-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States1, 2 (Continued) No. Characteristics4 Symbol Expression3 80 MHz Unit Min Max Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |