MB9B110T datasheet(5/129 Pages) SPANSION

5 / 129 page

D a t a S h e e t

MB9B110T-DS706-00016-3v0-E, February 10, 2015

CONFIDENTIAL

 Features

 32-bit ARM Cortex-M3 Core

 Processor version: r2p1

 Up to 144 MHz Frequency Operation

 Memory Protection Unit (MPU):improves the reliability of an embedded system

 Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48

peripheral interrupts and 16 priority levels

 24-bit System timer (Sys Tick): System timer for OS task management

 On-chip Memories

[Flash memory]

 Up to 1 Mbyte

 Built-in Flash memory Accelerator System with 16 Kbyte trace buffer memory

The read access to Flash memory can be achieved without wait cycle up to the operation frequency of

72MHz. Even at the operation frequency more than 72 MHz, an equivalent access to Flash memory can

be obtained by Flash memory Accelerator System.

 Security function for code protection

[SRAM]

This Series on-chip SRAM is composed of two independent SRAMs (SRAM0,SRAM1) . SRAM0 is

connected to I-code bus and D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

 SRAM0: Up to 64 Kbytes.

 SRAM1: Up to 64 Kbytes.

 External Bus Interface

 Supports SRAM, NOR and NAND Flash memory devices

 Up to 8 chips selected

 8-/16-bit Data width

 Up to 25-bit Address bit

 Maximum area size : Up to 256 Mbytes

 Supports Address/Data multiplex

 Supports external RDY function

 Multi-function Serial Interface (Max 8 channels)

 4 channels with 16steps×9-bit FIFO (ch.4 to ch.7), 4 channels without FIFO (ch.0 to ch.3)

 Operation mode is selectable from the followings for each channel.

 UART

 CSIO

 LIN

 I2C

[UART]

 Full-duplex double buffer

 Selection with or without parity supported

 Built-in dedicated baud rate generator

 External clock available as a serial clock

 Hardware Flow control : Automatically controls the transmission/reception with CTS/RTS (only for ch.4)

 Various error detection functions available (parity errors, framing errors, and overrun errors)

[CSIO]

 Full-duplex double buffer

 Built-in dedicated baud rate generator

 Overrun error detection function available

MB9B110T bảng dữ liệu(PDF) 5 Page - SPANSION

MB9B110T bảng dữ liệu(HTML) 5 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL