LP5952TLX-0.7SLASHNOPB datasheet(6/29 Pages) TI1

6 / 29 page

LM5050-1, LM5050-1-Q1

SNVS629E – MAY 2011 – REVISED DECEMBER 2015

www.ti.com

Electrical Characteristics (continued)

Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for reference purposes only. Unless

otherwise stated the following conditions apply: VIN = 12 V, VVS = VIN, VOUT = VIN, VOFF = 0 V, CGATE= 47 nF, and TJ = 25°C.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Gate

TJ = 25°C

CGATE = 0

(2)

Capacitance

TJ = –40°C to 125°C

Discharge Time

CGATE = 10 nF

(2)

TJ = 25°C

tGATE(REV)

at Forward to

Reverse

TJ = 25°C

180

Transition

CGATE = 47 nF

(2)

TJ = –40°C to 125°C

350

See Figure 1

Gate

Capacitance

DischargeTime

tGATE(OFF)

at OFF pin Low

CGATE = 47 nF

(3)

TJ = 25°C

486

to High

Transition

See Figure 2

TJ = 25°C

2.8

VGATE = VIN + 3 V

Gate Pin Sink

LM5050MK-1,

IGATE(OFF)

VOUT > VIN + 100 mV

TJ = –40°C to 125°C

1.8

Current

LM5050Q1MK-1

≤ 10 ms

TJ = –40°C to 125°C

LM5050Q0MK-1

1.4

Reverse VSD

TJ = 25°C

–28

VSD(REV)

Threshold

VIN - VOUT

TJ = –40°C to 125°C

–41

–16

VIN < VOUT

Reverse VSD

ΔVSD(REV)

TJ = 25°C

Hysteresis

TJ = 25°C

LM5050MK-1,

VIN = 5 V

TJ = –40°C to 125°C

LM5050Q1MK-1

VVS = VIN

Regulated

VIN - VOUT

TJ = –40°C to 125°C

LM5050Q0MK-1

Forward VSD

VSD(REG)

Threshold

TJ = 25°C

VIN > VOUT

LM5050MK-1,

VIN = 12 V

TJ = –40°C to 125°C

4.4

LM5050Q1MK-1

VVS = VIN

VIN - VOUT

TJ = –40°C to 125°C

LM5050Q0MK-1

4.4

OFF PIN

OFF Input High

TJ = 25°C

1.56

VOUT = VIN-500 mV

VOFF(IH)

Threshold

VOFF Rising

TJ = –40°C to 125°C

1.75

Voltage

OFF Input Low

TJ = 25°C

1.4

VOUT = VIN - 500 mV

VOFF(IL)

Threshold

VOFF Falling

TJ = –40°C to 125°C

1.1

Voltage

OFF Threshold

ΔVOFF

Voltage

VOFF(IH) - VOFF(IL)

TJ = 25°C

155

Hysteresis

TJ = 25°C

VOFF = 4.5 V

OFF Pin Internal

IOFF

TJ = –40°C to 125°C

µA

Pulldown

VOFF = 5 V

TJ = 25°C

(2)

Time from VIN-VOUT voltage transition from 200 mV to -500 mV until GATE pin voltage falls to VIN + 1 V. See Figure 1.

(3)

Time from VOFF voltage transition from 0 V to 5 V until GATE pin voltage falls to VIN + 1 V. See Figure 2

Submit Documentation Feedback

Product Folder Links: LM5050-1 LM5050-1-Q1

LP5952TLX-0.7/NOPB bảng dữ liệu(PDF) 6 Page - Texas Instruments

LP5952TLX-0.7/NOPB bảng dữ liệu(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

bảng dữ liệu tải về

Link URL