RF430CL331HIPWR datasheet(10/60 Pages) TI1

10 / 60 page

SDA

SCL

1/fSCL

tHD,DAT

tSU,DAT

tHD,STA

tSU,STA

tHD,STA

tSU,STO

tSP

RF430CL331H

SLASE18A – SEPTEMBER 2015 – REVISED NOVEMBER 2015

www.ti.com

4.9

Timing and Switching Characteristics

4.9.1

Reset Timing

Table 4-1. I2C Power-up Timing

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER

MIN

MAX

UNIT

tReady

Time after power up or reset until device is ready to communicate using I2C(1)

(1)

The device is ready to communicate after tReady(MAX) at the latest.

4.9.2

Serial Communication Protocol Timing

Table 4-2. I2C Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4-1)

PARAMETER

TEST CONDITIONS

VCC

MIN

MAX

UNIT

SCL clock frequency (with Master supporting clock stretching

according to I2C standard, or when the device is not being

3.3 V

400

addressed)

fSCL

kHz

Write

3.3 V

120

SCL clock frequency (device being addressed by Master not

supporting clock stretching)

Read

3.3 V

100

fSCL ≤ 100 kHz

tHD,STA

Hold time (repeated) START

3.3 V

µs

fSCL > 100 kHz

0.6

fSCL ≤ 100 kHz

4.7

tSU,STA

Setup time for a repeated START

3.3 V

µs

fSCL > 100 kHz

0.6

tHD,DAT

Data hold time

3.3 V

tSU,DAT

Data setup time

3.3 V

250

tSU,STO

Setup time for STOP

3.3 V

µs

tSP

Pulse duration of spikes suppressed by input filter

3.3 V

6.25

Figure 4-1. I2C Mode Timing

Specifications

Submit Documentation Feedback

Product Folder Links: RF430CL331H

RF430CL331HIPWR bảng dữ liệu(PDF) 10 Page - Texas Instruments

RF430CL331HIPWR bảng dữ liệu(HTML) 10 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL