XIO2001IPNP datasheet(50/141 Pages) TI1

50 / 141 page

XIO2001

SCPS212I – MAY 2009 – REVISED JANUARY 2016

www.ti.com

Product Folder Links: XIO2001

Submit Documentation Feedback

8.4.15 Secondary Latency Timer Register

This read/write register specifies the secondary bus latency timer for the bridge, in units of PCI clock cycles.

PCI register offset:

1Bh

Read/Write

Default value:

00h

BIT NUMBER

RESET STATE

8.4.16 I/O Base Register

This read/write register specifies the lower limit of the I/O addresses that the bridge forwards downstream. See

Table 16 for a complete description of the register contents.

PCI register offset:

1Ch

Read-only, Read/Write

Default value:

01h

BIT NUMBER

RESET STATE

Table 16. I/O Base Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

7:4

IOBASE

I/O base. Defines the bottom address of the I/O address range that determines when to forward I/O

transactions from one interface to the other. These bits correspond to address bits [15:12] in the I/O

address. The lower 12 bits are assumed to be 000h. The 16 bits corresponding to address bits

[31:16] of the I/O address are defined in the I/O base upper 16 bits register (offset 30h, see I/O

Base Upper 16-Bit Register).

3:0

IOTYPE

I/O type. This field is read-only 1h indicating that the bridge supports 32-bit I/O addressing.

8.4.17 I/O Limit Register

This read/write register specifies the upper limit of the I/O addresses that the bridge forwards downstream. See

Table 17 for a complete description of the register contents.

PCI register offset:

1Dh

Read-only, Read/Write

Default value:

01h

BIT NUMBER

RESET STATE

Table 17. I/O Limit Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

7:4

IOLIMIT

I/O limit. Defines the top address of the I/O address range that determines when to forward I/O

transactions from one interface to the other. These bits correspond to address bits [15:12] in the I/O

address. The lower 12 bits are assumed to be FFFh. The 16 bits corresponding to address bits

[31:16] of the I/O address are defined in the I/O limit upper 16 bits register (offset 32h, see I/O Limit

Upper 16-Bit Register).

3:0

IOTYPE

I/O type. This field is read-only 1h indicating that the bridge supports 32-bit I/O addressing.

XIO2001IPNP bảng dữ liệu(PDF) 50 Page - Texas Instruments

XIO2001IPNP bảng dữ liệu(HTML) 50 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL