SIO1007 datasheet(23/108 Pages) MICROCHIP

23 / 108 page

 2005 - 2015 Microchip Technology Inc.

DS00002020A-page 23

SIO1007

9.1.5

INTERRUPT IDENTIFICATION REGISTER (IIR)

Address Offset = 2H, DLAB = X, READ

By accessing this register, the host CPU can determine the highest priority interrupt and its source. Four levels of priority

interrupt exist. They are in descending order of priority:

Receiver Line Status (highest priority)

Received Data Ready

Transmitter Holding Register Empty

MODEM Status (lowest priority)

Information indicating that a prioritized interrupt is pending and the source of that interrupt is stored in the Interrupt Iden-

tification Register (refer to Interrupt Control Table). When the CPU accesses the IIR, the Serial Port freezes all interrupts

and indicates the highest priority pending interrupt to the CPU. During this CPU access, even if the Serial Port records

new interrupts, the current indication does not change until access is completed. The contents of the IIR are described

below.

Bit 0

This bit can be used in either a hardwired prioritized or polled environment to indicate whether an interrupt is pending.

When bit 0 is a logic "0", an interrupt is pending and the contents of the IIR may be used as a pointer to the appropriate

internal service routine. When bit 0 is a logic "1", no interrupt is pending.

Bits 1 and 2

These two bits of the IIR are used to identify the highest priority interrupt pending as indicated by the Interrupt Control

Table.

Bit 3

In non-FIFO mode, this bit is a logic "0". In FIFO mode this bit is set along with bit 2 when a timeout interrupt is pending.

Bits 4 and 5

These bits of the IIR are always logic "0".

Bits 6 and 7

These two bits are set when the FIFO CONTROL Register bit 0 equals 1.

Bit 7

Bit 6

RCVR FIFO

Trigger Level (BYTES)

SIO1007 bảng dữ liệu(PDF) 23 Page - Microchip Technology