TAS5731MPHPR datasheet(66/81 Pages) TI1

66 / 81 page

TAS5731M

SLOS838C – JULY 2013 – REVISED AUGUST 2015

www.ti.com

10.2.2.1 Design Requirements

SPACE

Table 26. Design Requirements

PARAMETER

EXAMPLE

Low Power Supply

3.3 V

High Power Supply

8 V to 24 V

I2S Compliant Master

Host Processor

I2C Compliant Master

GPIO Control

Output Filters

Inductor-Capacitor Low Pass Filter

Speaker

Ω minimum

10.2.2.2 Detailed Design Procedure

Refer to Detailed Design Procedure for information.

10.2.2.3 Application Curves

SPACE

Table 27. Relevant Performance Curves

CURVE TITLE

FIGURE

Output Power vs Supply Voltage (PBTL Mode)

Figure 32

With 2

ω Load on Typical 2 Layer PCB, Device May Be Thermally Limited Above 20 V

Total Harmonic Distortion + Noise vs Output Power (PBTL Mode)

Figure 33

Total Harmonic Distortion + Noise vs Output Power (PBTL Mode)

Figure 34

Total Harmonic Distortion + Noise vs Output Power (PBTL Mode)

Figure 35

Total Harmonic Distortion vs Frequency (PBTL Mode)

Figure 36

Total Harmonic Distortion vs Frequency (PBTL Mode)

Figure 37

Total Harmonic Distortion vs Frequency (PBTL Mode)

Figure 38

Efficiency vs Output Power (PBTL Mode)

Figure 39

Efficiency vs Output Power (PBTL Mode)

Figure 40

Power vs Supply Voltage (PBTL Mode)

Figure 41

Idle Channel Noise vs Supply Voltage (PBTL Mode)

Figure 42

Submit Documentation Feedback

Product Folder Links: TAS5731M

TAS5731MPHPR bảng dữ liệu(PDF) 66 Page - Texas Instruments

TAS5731MPHPR bảng dữ liệu(HTML) 66 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

bảng dữ liệu tải về

Link URL