công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Z8018233FSC bảng dữ liệu(PDF) 59 Page - Zilog, Inc.

tên linh kiện Z8018233FSC
Giải thích chi tiết về linh kiện  ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP??
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ZILOG [Zilog, Inc.]
Trang chủ  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8018233FSC bảng dữ liệu(HTML) 59 Page - Zilog, Inc.

Back Button Z8018233FSC Datasheet HTML 55Page - Zilog, Inc. Z8018233FSC Datasheet HTML 56Page - Zilog, Inc. Z8018233FSC Datasheet HTML 57Page - Zilog, Inc. Z8018233FSC Datasheet HTML 58Page - Zilog, Inc. Z8018233FSC Datasheet HTML 59Page - Zilog, Inc. Z8018233FSC Datasheet HTML 60Page - Zilog, Inc. Z8018233FSC Datasheet HTML 61Page - Zilog, Inc. Z8018233FSC Datasheet HTML 62Page - Zilog, Inc. Z8018233FSC Datasheet HTML 63Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 109 page
background image
3-59
Z80182/Z8L182
ZILOG INTELLIGENT PERIPHERAL
PRELIMINARY
Zilog
DS971820600
Z182 MISCELLANEOUS CONTROL AND INTERFACE REGISTERS
Bit 3 Disable ROMs
If this bit is 1, it disables the ROMCS pin. If it is 0, addresses
below the ROM boundary set by the ROMBR register will
cause the ROMCS pin to go Low.
Bit 2 Tri-Muxed Pins Select
The Z80182/Z8L182 has three pins that are triple
multiplexed and controlled by bit 2 and bit 1. Table 14
shows the different modes.
Table 14. SCR Control for Triple Multiplexed Pins
Bit 2
Bit 1
System Configuration Register
0
0
/TEND1,TxS,CKS
0
1
/TEND1,TxS,CKS
1
0
/RTSB,(/DTR//REQB),(/W//REQB)
1
1
/HRxRDY,//HTxRDY,HINTR
Bit 1 ESCCChannel B/MIMIC
If this bit is 0, Mode 0 is selected.
If this bit is 1, Mode 1 is selected.
Mode 0:
Channel A ESCC Enabled
Channel B ESCC Enabled
PIA Port Enabled
16550 MIMIC Interface Disabled
Mode 1:
Channel A ESCC enabled
Channel B outputs disabled
PIA disabled
16550 MIMIC Interface Enabled
Bit 0 Daisy Chain
This bit is used to set interrupt priority of the ESCC and
16550 MIMIC interface. If it is 0, the ESCC is higher up in
the daisy chain than the 16550 MIMIC interface. If it is 1, the
16550 interface is higher up than the ESCC. Note that
/INT0 is used for both MIMIC and ESCC Interrupts.
/RAMCS AND /ROMCS REGISTERS
To assist decoding of ROM and RAM blocks of memory,
three more registers and two pins have been added to the
Z80182/Z8L182. The two pins are /ROMCS and /RAMCS.
The three registers are RAMUBR, RAMLBR and ROMBR.
1
1
11111
1
D7
D6
D5
D4
D3
D2
D1
D0
Upon reset
A19-A12
Figure 55. RAMUBR
(Z180 MPU Read/Write, Address xxE6H)
1
1
11111
1
D7
D6
D5
D4
D3
D2
D1
D0
Upon reset
A19-A12
Figure 56. RAMLBR
(Z180 MPU Read/Write, Address xxE7H)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com