công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AR0130CSSC00SPBA0-DP bảng dữ liệu(PDF) 42 Page - ON Semiconductor

tên linh kiện AR0130CSSC00SPBA0-DP
Giải thích chi tiết về linh kiện  CMOS Digital Image Sensor
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ONSEMI [ON Semiconductor]
Trang chủ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AR0130CSSC00SPBA0-DP bảng dữ liệu(HTML) 42 Page - ON Semiconductor

Back Button AR0130CSSC00SPBA0-DP Datasheet HTML 38Page - ON Semiconductor AR0130CSSC00SPBA0-DP Datasheet HTML 39Page - ON Semiconductor AR0130CSSC00SPBA0-DP Datasheet HTML 40Page - ON Semiconductor AR0130CSSC00SPBA0-DP Datasheet HTML 41Page - ON Semiconductor AR0130CSSC00SPBA0-DP Datasheet HTML 42Page - ON Semiconductor AR0130CSSC00SPBA0-DP Datasheet HTML 43Page - ON Semiconductor AR0130CSSC00SPBA0-DP Datasheet HTML 44Page - ON Semiconductor AR0130CSSC00SPBA0-DP Datasheet HTML 45Page - ON Semiconductor AR0130CSSC00SPBA0-DP Datasheet HTML 46Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 53 page
background image
AR0130 DS Rev. L Pub. 6/15 EN
42
©Semiconductor Components Industries, LLC, 2015.
AR0130: 1/3-Inch CMOS Digital Image Sensor
Electrical Specifications
I/O Timing
By default, the AR0130 launches pixel data, FV, and LV with the falling edge of PIXCLK.
The expectation is that the user captures DOUT[11:0], FV, and LV using the rising edge of
PIXCLK.
See Figure 31 and Table 9 below and Table 10 on page 43 for I/O timing (AC) characteris-
tics.
Figure 31:
I/O Timing Diagram
Table 9:
I/O Timing Characteristics (2.8V VDD_IO)1
Conditions: fPIXCLK=74.25MHz (720P60fps) VDD_IO=2.8V;
slew rate setting = 4 for PIXCLK; slew rate setting = 7 for parallel ports
Symbol
Definition
Condition
Min
Typ
Max
Unit
fEXTCLK
Input clock frequency
PLL enabled
6
50
MHz
tEXTCLK
Input clock period
PLL enabled
20
166
ns
tR
Input clock rise time
3ns
tF
Input clock fall time
3ns
Input clock duty cycle
45
50
55
%
tJITTER2
Input clock jitter at 27 MHz
600
ps
tCP
EXTCLK to PIXCLK propagation delay Nominal voltages, PLL Disabled, slew setting =4
12
20
ns
tPIXCLK
PIXCLK frequency2
6
74.25
ns
tRP
PIXCLK rise time
Slew rate setting = 4
1.60
2.70
7.50
ns
tFP
PIXCLK fall time
Slew rate setting = 4
1.50
2.60
7.20
ns
PIXCLK duty cycle
PLL enabled
45
50
55
%
tPIXJITTER Jitter on PIXCLK
1ns
tPD
PIXCLK to Data[11:0]
PIXCLK slew rate = 4
Parallel slew rate = 7
-2.5
3.5
ns
tPFH
PIXCLK to FV HIGH
PIXCLK slew rate = 4
Parallel slew rate = 7
-2.5
0.5
ns
tPLH
PIXCLK to LV HIGH
PIXCLK slew rate = 4
Parallel slew rate = 7
-3.0
0.0
ns
Data[11:0]
LINE_VALID/
PIXCLK
EXTCLK
tR
tEXTCLK
tF
FRAME_VALID leads LINE_VALID by 6 PIXCLKs.
FRAME_VALID trails
LINE_VALID by 6 PIXCLKs.
tPLH
tPFH
tPFL
tPLL
tPD
Pxl _0
Pxl _1
Pxl _2
Pxl _n
90%
10%
tRP
tFP
90%
10%
FRAME_VALID



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com