AR0130CSSC00SPBA0-DP datasheet(49/53 Pages) ONSEMI

49 / 53 page

AR0130 DS Rev. L Pub. 6/15 EN

©Semiconductor Components Industries, LLC, 2015.

AR0130: 1/3-Inch CMOS Digital Image Sensor

Power-On Reset and Standby Timing

Notes:

1. Xtal settling time is component-dependent, usually taking about 10 – 100 mS.

2. Hard reset time is the minimum time required after power rails are settled. In a circuit where Hard

reset is held down by RC circuit, then the RC time must include the all power rail settle time and

Xtal settle time.

3. It is critical that VDD_PLL is not powered up after the other power supplies. It must be powered

before or at least at the same time as the others. If the case happens that VDD_PLL is powered after

other supplies then sensor may have functionality issues and will experience high current draw on

this supply.

4. For the case where VDD_IO is 2.8V and VDD is 1.8V, it is recommended that the minimum time be

5s.

Table 19:

Power-Up Sequence

Definition

Symbol

Minimum

Typical

Maximum

Unit

VDD_PLL to VAA/VAA_PIX3

–

s

VAA/VAA_PIX to VDD

–

s

VDD to VDD_IO

–

s

VDD_IO to VDD_SLVS

–

s

Xtal settle time

–

301

–ms

Hard Reset

––

Internal Initialization

150000

–

EXTCLKs

PLL Lock Time

–

AR0130CSSC00SPBA0-DP bảng dữ liệu(PDF) 49 Page - ON Semiconductor

AR0130CSSC00SPBA0-DP bảng dữ liệu(HTML) 49 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

bảng dữ liệu tải về

Link URL