RFM219SW datasheet(32/35 Pages) ETC2

32 / 35 page

RFM219SW

www.hoperf.com

Rev 1.0 | Page 32/35

E-mail:sales@hoperf.com

Table 25. OP_CTRL

Bit

Bit Name

Descriptions

This allows the user to read out the chip operating state.

OP_CTRL

(0x47)

7:5

OP_STATUS<4:0>

4:0

r/w

OP_SWITCH<4:0>

000: PUP state.

001: SLEEP state (Default).

010: STBY state.

011: TUNE state.

100: RX state.

101: EEPROM state.

Normally after the POR and power-up sequence, the chip stays in the

SLEEP state. If the POR is failed, the chip stays in the PUP state. The

user is not able to switch to chip to the PUP state in normal operation.

This allows the user to switch the chip operating states.

00001: go_eeprom command, switch to EEPROM state.

10000: go_sleep command, switch to SLEEP state.

00010: go_stby command, switch to STBY state.

00100: go_tune command, switch to TUNE state.

01000: go_rx command, switch to RX state.

Setting this register to any values other than the following 5 values will

not take any effect.

Table 26. SOFTRST

Bit

Bit Name

Descriptions

Writing 0xFF into this register will generate a soft_reset command to the

device. Setting this register to any values other than 0xFF will not take

SOFTRST

(0x4F)

0x3F

SOFT_RST<7:0>

any effect. The soft reset has the same effect of POR. After the soft

reset, the chip will go through the power-up sequence and then enter the

SLEEP Mode. After soft resetting the chip, the MCU shall wait 10 ms

before performing any other controls to the chip.

RFM219SW bảng dữ liệu(PDF) 32 Page - List of Unclassifed Manufacturers

RFM219SW bảng dữ liệu(HTML) 32 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

bảng dữ liệu tải về

Link URL