PIC16C745SLASHP datasheet(46/158 Pages) MICROCHIP

46 / 158 page

PIC16C745/765

DS41124A-page 46

Advanced Information

7.1

Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS

(T1CON<1>) bit. In this mode, the input clock to the

timer is FINT. The synchronize control bit T1SYNC

(T1CON<2>) has no effect since the internal clock is

always in sync.

7.2

Timer1 Operation in Synchronized

Counter Mode

Counter mode is selected by setting bit TMR1CS. In

this mode, the timer increments on every rising edge of

clock input on pin RC1/T1OSI/CCP2, when bit

T1OSCEN is set, or on pin RC0/T1OSO/T1CKI, when

bit T1OSCEN is cleared.

If T1SYNC is cleared, then the external clock input is

synchronized with internal phase clocks. The synchro-

nization is done after the prescaler stage. The pres-

caler stage is an asynchronous ripple-counter.

In this configuration, during SLEEP mode, Timer1 will

not increment even if the external clock is present,

since the synchronization circuit is shut off. The pres-

caler however will continue to increment.

FIGURE 7-1:

TIMER1 BLOCK DIAGRAM

TMR1H

TMR1L

T1OSC

T1SYNC

TMR1CS

T1CKPS<1:0>

SLEEP input

T1OSCEN

Enable

Oscillator(1)

FINT

Internal

Clock

TMR1ON

on/off

Prescaler

1, 2, 4, 8

Synchronize

det

Synchronized

clock input

RC0/T1OSO/T1CKI

RC1/T1OSI/CCP2

Note 1:

When the T1OSCEN bit is cleared, the inverter is turned off. This eliminates power drain.

Set flag bit

TMR1IF on

Overflow

TMR1

PIC16C745/P bảng dữ liệu(PDF) 46 Page - Microchip Technology

PIC16C745/P bảng dữ liệu(HTML) 46 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL