PIC16C745SLASHP datasheet(41/158 Pages) MICROCHIP

41 / 158 page

Advanced Information

DS41124A-page 41

PIC16C745/765

FIGURE 5-9:

PARALLEL SLAVE PORT WRITE WAVEFORMS

FIGURE 5-10: PARALLEL SLAVE PORT READ WAVEFORMS

TABLE 5-11:

REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on:

POR,

BOR

Value on all

other resets

08h

PORTD(2) Port data latch when written: Port pins when read

xxxx xxxx

uuuu uuuu

09h

PORTE(2)

—

RE2

RE1

RE0

---- -xxx

---- -uuu

89h

TRISE(2)

IBF

OBF

IBOV

PSPMODE

—

PORTE Data Direction Bits

0000 -111

0Ch

PIR1

PSPIF(1)

ADIF

RCIF

TXIF

USBIF

CCP1IF

TMR2IF

TMR1IF

0000 0000

8Ch

PIE1

PSPIE(1) ADIE RCIE

TXIE

USBIE

CCP1IE

TMR2IE

TMR1IE

0000 0000

9Fh

ADCON1

—

PCFG2

PCFG1

PCFG0

---- -000

0Bh

INTCON

GIE

PEIE

T0IE

INTE

RBIE

T0IF

INTF

RBIF

0000 000x

0000 000u

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Parallel Slave Port.

Note 1:

Bits PSPIE and PSPIF are reserved on the PIC16C745. Always maintain these bits clear.

PIC16C765 only.

IBF

OBF

PSPIF

PORTD<7:0>

IBF

PSPIF

OBF

PORTD<7:0>

PIC16C745/P bảng dữ liệu(PDF) 41 Page - Microchip Technology

PIC16C745/P bảng dữ liệu(HTML) 41 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL