| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
12ASX2 bảng dữ liệu(PDF) 79 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
12ASX2 bảng dữ liệu(HTML) 79 Page - Infineon Technologies AG |
|
79 / 147 page ![]() EiceDRIVER ™ SIL 1EDI2002AS Protection and Diagnostics Datasheet 79 Rev. 3.1, 2015-07-30 Hardware Description 3.5.9 Internal Clock Supervision The Primary Clock Supervision functionality is summarized in Table 3-20: The clock supervision function consists on the primary clock supervision and the TCF feature. Primary Clock Supervision The purpose of this supervision function is to verify the frequency deviation of the primary clock. This function works in such a way that the PWM input signal is used to start and stop a counter clocked by OSC1. The function is activated when the device is in OPM5 or OPM6. The counter is incremented for the duration of the High level at pin INP. At a High-to-Low transition at pin INP, the counter is stopped, and its content is transferred to bit field PCS.CS1. A plausibility check can therefore be made by the logic. In case of a long INP pulse, the counter does not overflow but stays at the maximum value until cleared. PCS.CS1 is cleared by setting bit PCTRL.CLRP. The INP signal is not issued at the output stage. Note: OSC2 is indirectly monitored by the Life Sign mechanism. Timing Calibration Feature The purpose of this supervision function is to measure the frequency of oscillator SSOC2. The PWM input signal is used to start and stop a counter clocked by SSOSC2. The function is activated when the device is in OPM6 (only). The counter is incremented for the duration of the High level at pin INP. At a High-to-Low transition at pin INP, the counter is stopped, and its content is transferred to bit field SCS.CS2. A plausibility check can therefore be made by the logic. In case of a long INP pulse, the counter does not overflow but stays at the maximum value until cleared. SCS.CS2 is cleared by a reset event only. The INP signal is not issued at the output stage. 3.5.10 DIO Supervision The IGBT State Monitoring mechanisms summarized in Table 3-13: Table 3-20 Primary Clock Supervision Overview Parameter Short Description Function Supervision of the frequency of OSC1 and SSOSC2. Periodicity On Request. Action in case of event N.a. Programmability No In-System Testability No Table 3-21 DIO Supervision Overview Parameter Short Description Function Supervision of the Digital Channel. Periodicity On Request. Action in case of failure event None. Programmability No. In-System Testability No. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |