công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AN4031 bảng dữ liệu(PDF) 11 Page - STMicroelectronics

tên linh kiện AN4031
Giải thích chi tiết về linh kiện  Using the STM32F2 and STM32F4 DMA controller
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN4031 bảng dữ liệu(HTML) 11 Page - STMicroelectronics

Back Button AN4031 Datasheet HTML 7Page - STMicroelectronics AN4031 Datasheet HTML 8Page - STMicroelectronics AN4031 Datasheet HTML 9Page - STMicroelectronics AN4031 Datasheet HTML 10Page - STMicroelectronics AN4031 Datasheet HTML 11Page - STMicroelectronics AN4031 Datasheet HTML 12Page - STMicroelectronics AN4031 Datasheet HTML 13Page - STMicroelectronics AN4031 Datasheet HTML 14Page - STMicroelectronics AN4031 Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 36 page
background image
DocID022648 Rev 1
11/36
AN4031
DMA controller description
35
1.1.5
Transfer size
The transfer size value has to be defined only when the DMA is the flow controller. In fact,
this value defines the volume of data to be transferred from source to destination.
The transfer size is defined by the DMA_SxNDTR register value and by the peripheral side
data width. Depending on the received request (burst or single), the transfer size value is
decreased by the amount of the transferred data.
1.1.6
Incrementing source/destination address
It is possible to configure the DMA to automatically increment the source and/or destination
address after each data transfer.
Figure 3. DMA source address and destination address incrementing
1.1.7
Source and destination data width
Data width for source and destination can be defined as:
●
Byte (8 bits)
●
Half-word (16 bits)
●
Word (32 bits)
1.1.8
Transfer types
•
Circular mode: the Circular mode is available to handle circular buffers and continuous
data flows (the DMA_SxNDTR register is then reloaded automatically with the
previously programmed value).
•
Normal mode: once the DMA_SxNDTR register reaches zero, the stream is disabled
(the EN bit in the DMA_SxCR register is then equal to 0).
1.1.9
DMA FIFO mode
Each stream has an independent 4-word (4 * 32 bits) FIFO and the threshold level is
software-configurable between 1/4, 1/2, 3/4 or full. The FIFO is used to temporarily store
data coming from the source before transmitting them to the destination.
DMA FIFO can be enabled or disabled by software; when disabled, the Direct mode is used.
If DMA FIFO is enabled, data packing/unpacking and/or Burst mode can be used. The
configured DMA FIFO threshold defines the DMA memory port request time.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com