công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AN2647 bảng dữ liệu(PDF) 32 Page - STMicroelectronics

tên linh kiện AN2647
Giải thích chi tiết về linh kiện  Using the STR91xFA external memory interface
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN2647 bảng dữ liệu(HTML) 32 Page - STMicroelectronics

Back Button AN2647 Datasheet HTML 26Page - STMicroelectronics AN2647 Datasheet HTML 27Page - STMicroelectronics AN2647 Datasheet HTML 28Page - STMicroelectronics AN2647 Datasheet HTML 29Page - STMicroelectronics AN2647 Datasheet HTML 30Page - STMicroelectronics AN2647 Datasheet HTML 31Page - STMicroelectronics AN2647 Datasheet HTML 32Page - STMicroelectronics AN2647 Datasheet HTML 33Page - STMicroelectronics AN2647 Datasheet HTML 34Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 32 / 34 page
background image
Interfacing with synchronous memory
AN2647
32/34
DMA for high speed data transfer
STR91xFA has up to 96 KBytes of internal SRAM for data storage. DMA is the most efficient
way to transfer data between internal SRAM and the external PSRAM. The advantages of
using the DMA Controller are:
– Reduce the load on CPU
– Data is transferred in high speed burst mode
You can select one of the eight available DMA channel for data transfer. The transfer is of
the memory-to-memory type. Therefore, the DMA channel commences transfers without
DMA requests.
For burst Write, the source address is the internal SRAM and the destination address is the
external PSRAM.For more details user can refer to the PSRAM synchronous example
accompanied with the current application note which use DMA to generate burst writes in
the external PSRAM.
For burst read, the source address is the PSRAM and the destination address is the internal
SRAM. The continuous burst read cycle in Figure 8 supports a data transfer rate of one
BCLK clock period per halfword. Note the chip select CSx and EMI_RDn stay low until the
burst cycle is completed.
Figure 17.
EMI continuous burst read during DMA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com