ADC10D040

SNAS149G – OCT 2001 – REVISED MARCH 2013

www.ti.com

OVERRANGE RECOVERY TIME is the time required after the differential input voltages goes from 1.5V to 0V

for the converter to recover and make a conversion with its rated accuracy.

PIPELINE DELAY (LATENCY) is the number of clock cycles between initiation of conversion and when that data

is presented to the output driver stage. New data is available at every clock cycle, but the data output lags the

input by the Pipeline Delay plus the Output Delay.

POWER SUPPLY REJECTION RATIO (PSRR) can be one of two specifications. PSRR1 (DC PSRR) is the ratio

of the change in full scale gain error that results from a power supply voltage change from 3.0V to 3.6V. PSRR2

signal amplitude on the power supply pins to the amplitude of that frequency at the output. PSRR is expressed in

dB.

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the fundamental signal at the

output to the rms value of the sum of all other spectral components below one-half the sampling frequency, not

including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio, expressed in dB, of the rms value of

the fundamental signal at the output to the rms value of all of the other spectral components below half the clock

frequency, including harmonics but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the

fundamental signal at the output and the peak spurious signal, where a spurious signal is any signal present in

the output spectrum that is not present at the input.

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB, of the total of the first nine harmonic

levels at the output to the level of the fundamental at the output. THD is calculated as

(2)

first 9 harmonic frequencies in the output spectrum.

12

Submit Documentation Feedback

Copyright © 2001–2013, Texas Instruments Incorporated

Product Folder Links: ADC10D040