ADC10D040CIVSSLASHNOPB datasheet(9/32 Pages) TI1

9 / 32 page

ADC10D040

www.ti.com

SNAS149G – OCT 2001 – REVISED MARCH 2013

AC Electrical Characteristics

OS = Low (Multiplexed Mode) (continued)

The following specifications apply for VA = VD = +3.3 VDC, VDR = +2.5VDC, VREF = 1.4 VDC, GAIN = OF = 0V, OS = 0V, VIN (a.c.

coupled) = FSR = 1.4 VP-P, CL = 15 pF, fCLK = 40 MHz, 50% Duty Cycle, RS = 50Ω, trc = tfc < 4 ns, NOT offset corrected.

Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25°C

(1)

Units

Symbol

Parameter

Conditions

Typical(2)

Limits(3)

(Limits)

tWUPD

PD Low to 1/2 LSB Accurate Conversion (Wake-Up Time)

tWUSB

STBY Low to 1/2 LSB Accurate Conversion (Wake-Up Time)

800

AC Electrical Characteristics

OS = High (Parallel Mode)

The following specifications apply for VA = VD = +3.3 VDC, VDR = +2.5VDC, VREF = 1.4 VDC, GAIN = OF = 0V, OS = +3.3V, VIN

(a.c. coupled) = FSR = 1.0 VP-P, CL = 15 pF, fCLK = 40 MHz, 50% Duty Cycle, RS = 50Ω, trc = tfc < 4 ns, NOT offset corrected.

Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25°C

(1)

Units

Symbol

Parameter

Conditions

Typical(2)

Limits(3)

(Limits)

fCLK1

Maximum Clock Frequency

MHz (min)

fCLK2

Minimum Clock Frequency

MHz

% (min)

Duty Cycle

% (max)

Pipeline Delay (Latency)

2.5

Clock Cycles

tr, tf

Output Rise and Fall Times

tOC

OC Pulse Width

Output Delay from CLK Edge to Data

tOD

ns (max)

Valid

tDIQ

I/Q Output Delay

tAD

Sampling (Aperture) Delay

2.2

tAJ

Aperture Jitter

<10

ps (rms)

tVALID

Data Valid Time

Overrange Recovery Time

Differential VIN step from 1.5V to 0V

PD Low to 1/2 LSB Accurate Conversion

tWUPD

< 1

(Wake-Up Time)

STBY Low to 1/2 LSB Accurate

tWUSB

800

Conversion (Wake-Up Time)

(1)

The inputs are protected as shown below. Input voltage magnitude up to 300 mV beyond the supply rails will not damage this device.

However, errors in the A/D conversion can occur if the input goes beyond the limits given in these tables.

(2)

Typical figures are at TJ = 25°C, and represent most likely parametric norms.

(3)

Test limits are specified to TI's AOQL (Average Outgoing Quality Level). Performance is specified only at VREF = 1.4V and a clock duty

cycle of 50%. The limits for VREF and clock duty cycle specify the range over which reasonable performance is expected. Tests are

performed and limits specified with clock low and high levels of 0.3V and VD−0.3V, respectively.

Submit Documentation Feedback

Product Folder Links: ADC10D040

ADC10D040CIVS/NOPB bảng dữ liệu(PDF) 9 Page - Texas Instruments

ADC10D040CIVS/NOPB bảng dữ liệu(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

bảng dữ liệu tải về

Link URL