công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

LM4935RLEVAL bảng dữ liệu(PDF) 9 Page - Texas Instruments

tên linh kiện LM4935RLEVAL
Giải thích chi tiết về linh kiện  Audio Power Amplifier Series Audio Sub-System with Dual-Mode Stereo Headphone & Mono High Efficiency Loudspeaker Amplifiers and Multi-Purpose
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

LM4935RLEVAL bảng dữ liệu(HTML) 9 Page - Texas Instruments

Back Button LM4935RLEVAL Datasheet HTML 5Page - Texas Instruments LM4935RLEVAL Datasheet HTML 6Page - Texas Instruments LM4935RLEVAL Datasheet HTML 7Page - Texas Instruments LM4935RLEVAL Datasheet HTML 8Page - Texas Instruments LM4935RLEVAL Datasheet HTML 9Page - Texas Instruments LM4935RLEVAL Datasheet HTML 10Page - Texas Instruments LM4935RLEVAL Datasheet HTML 11Page - Texas Instruments LM4935RLEVAL Datasheet HTML 12Page - Texas Instruments LM4935RLEVAL Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 91 page
background image
LM4935, LM4935RLEVAL
www.ti.com
SNAS296D – OCTOBER 2005 – REVISED MARCH 2006
3.3
Electrical Characteristics
(1) (2) (3)
Unless otherwise stated PLL_VDD = 3.3V, D_VDD = 3.3V, BB_VDD = 1.8V, A_VDD = 3.3V, LS_VDD = 3.3V. The following
specifications apply for the circuit shown in Figure 2-2 unless otherwise stated. Limits apply for 25°C.
LM4935
Symbol
Parameter
Conditions
Units
Typical(4)
Limit(5)
DC CURRENT CONSUMPTION
Chip Mode '00', fMCLK = 13MHz
0.7
µA
DISD
Digital Shutdown Current(6)
Chip Mode '00', fMCLK = 19.2MHz
0.7
5
µA (max)
Chip Mode '01', fMCLK = 13MHz
1.5
mA
DIST
Digital Standby Current
Chip Mode '01', fMCLK = 19.2MHz
2.2
3
mA
(max)
Chip Mode '10', fMCLK = 13MHz,
1.5
mA
DAC, ADC, SAR OFF
Chip Mode '10', fMCLK = 19.2MHz,
2.2
mA
DAC, ADC, SAR OFF
DIDD
Digital Active Current
Chip Mode '10', fMCLK = 13MHz
11.2
mA
DAC, ADC, SAR ON
Chip Mode '10', fMCLK = 19.2MHz,
mA
16.2
20
DAC, ADC, SAR ON
(max)
AISD
Analog Shutdown Current
Chip Mode '00'
0.2
3
µA (max)
AIST
Analog Standby Current
Chip Mode '01',
0.2
3
µA (max)
No headset inserted
All Outputs OFF, SE MODE
6.1
mA
All Outputs OFF, OCL MODE
5.7
mA
AIDD
Analog Active Current
All Outputs ON, SE MODE
18.3
mA
All Outputs ON, OCL MODE
mA
18.7
28
(max)
fMCLK = 13 MHz
4.2
mA
fPLLOUT = 12 MHz, PLL ON only
PLLIDD
PLL Active Current
fMCLK = 19.2 MHz
6.2
mA
fPLLOUT = 12 MHz, PLL ON only
ADCIDD
fMCLK = 13MHz, ADC ON only
2.5
mA
ADC Active Current
fMCLK = 19.2MHz, ADC ON only
3.6
mA
fMCLK = 13MHz, DAC ON only;
7.4
mA
PLL OFF, fS = 48kHz
DACIDD
DAC Active Current
fMCLK = 19.2MHz, DAC ON only
10.7
mA
PLL OFF; fS = 48kHz
fMCLK = 13MHz, SAR ON only
1.6
mA
SARIDD
SAR Active Current
fMCLK = 19.2MHz, SAR ON only
2.3
mA
LSIDD
Loudspeaker Quiescent Current
LS ON only
8.8
mA
HP ON only, SE MODE
3.5
mA
HPIDD
Headphone Quiescent Current
HP ON only, OCL MODE
3.9
mA
EPIDD
Earpiece Quiescent Current
EP ON only
4.4
mA
AUXIDD
AUXOUT Quiescent Current
AUXOUT ON only
4.8
mA
CPOUTIDD
CPOUT Quiescent Current
CPOUT ON only
4.8
mA
(1)
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional but do not ensure specific performance limits.Characteristics state DC and AC electrical specifications
under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings.
Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device
performance.
(2)
All voltages are measured with respect to the relevant VSS pin unless otherwise specified. All grounds should be coupled as close as
possible to the device.
(3)
Best operation is achieved by maintaining 3.0V < A_VDD < 5.0 and 3.0V < D_VDD < 3.6V and A_VDD > D_VDD.
(4)
Typical values are measured at 25°C and represent the parametric norm.
(5)
Limits are specified to AOQL (Average Outgoing Quality Level).
(6)
Digital shutdown current is measured with system clock set for PLL output while the PLL is disabled.
Copyright © 2005–2006, Texas Instruments Incorporated
Electric Specifications
9
Submit Documentation Feedback
Product Folder Links: LM4935 LM4935RLEVAL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com