PIC24FJ128GA310 datasheet(99/406 Pages) MICROCHIP

99 / 406 page

 2010-2011 Microchip Technology Inc.

DS39996F-page 99

PIC24FJ128GA310 FAMILY

The CORCON register contains the IPL3 bit, which

together with the IPL<2:0> bits, indicate the current

CPU priority level. IPL3 is a read-only bit so that trap

events cannot be masked by the user software.

The interrupt controller has the Interrupt Controller Test

interrupt controller. When an interrupt request occurs,

it’s associated vector number and the new interrupt

priority level are latched into INTTREG. This informa-

tion can be used to determine a specific interrupt

source if a generic ISR is used for multiple vectors

(such as when ISR remapping is used in bootloader

applications) or to check if another interrupt is pending

while in an ISR.

All interrupt registers are described in Register 8-1

through Register 8-44 in the succeeding pages.

SR: ALU STATUS REGISTER (IN CPU)

U-0

R-0

—

DC(1)

bit 15

bit 8

R/W-0

R-0

R/W-0

IPL2(2,3)

IPL1(2,3)

IPL0(2,3)

RA(1)

N(1)

OV(1)

Z(1)

C(1)

bit 7

bit 0

Legend:

HSC = Hardware Settable/Clearable bit

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 15-9

Unimplemented:

Read as ‘0’

bit 7-5

IPL<2:0>:

CPU Interrupt Priority Level Status bits(2,3)

111

= CPU interrupt priority level is 7 (15); user interrupts are disabled

110

= CPU interrupt priority level is 6 (14)

101

= CPU interrupt priority level is 5 (13)

100

= CPU interrupt priority level is 4 (12)

011

= CPU interrupt priority level is 3 (11)

010

= CPU interrupt priority level is 2 (10)

001

= CPU interrupt priority level is 1 (9)

000

= CPU interrupt priority level is 0 (8)

Note 1:

See Register 3-1 for the description of the remaining bits (bits 8, 4, 3, 2, 1 and 0) that are not dedicated to

interrupt control functions.

The IPL bits are concatenated with the IPL3 (CORCON<3>) bit to form the CPU interrupt priority level.

The value in parentheses indicates the interrupt priority level if IPL3 = 1.

The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

PIC24FJ128GA310 bảng dữ liệu(PDF) 99 Page - Microchip Technology

PIC24FJ128GA310 bảng dữ liệu(HTML) 99 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL