MPC8358ECVRADDDA datasheet(22/102 Pages) FREESCALE

22 / 102 page

MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5

Freescale Semiconductor

DDR and DDR2 SDRAM AC Electrical Characteristics

6.2.2

DDR and DDR2 SDRAM Output AC Timing Specifications

Table 21 and Table 22 provide the output AC timing specifications and measurement conditions for the DDR and DDR2

SDRAM interface.

Table 21. DDR and DDR2 SDRAM Output AC Timing Specifications for Source

Synchronous Mode

At recommended operating conditions with GVDD of (1.8 V or 2.5 V) ± 5%.

Parameter8

Symbol1

Min

Max

Unit

Notes

MCK[n] cycle time, (MCK[n]/MCK[n] crossing)

tMCK

610

Skew between any MCK to ADDR/CMD

333 MHz

266 MHz

200 MHz

tAOSKEW

–1.0

–1.1

–1.2

0.2

0.3

0.4

ADDR/CMD output setup with respect to MCK

333 MHz

266 MHz

200 MHz

tDDKHAS

2.1

2.8

3.5

—ns

ADDR/CMD output hold with respect to MCK

333 MHz

266 MHz—DDR1

266 MHz—DDR2

200 MHz

tDDKHAX

2.0

2.7

2.8

3.5

—ns

MCS(n) output setup with respect to MCK

333 MHz

266 MHz

200 MHz

tDDKHCS

2.1

2.8

3.5

—ns

MCS(n) output hold with respect to MCK

333 MHz

266 MHz

200 MHz

tDDKHCX

2.0

2.7

3.5

—ns

MCK to MDQS

tDDKHMH

–0.8

0.7

5, 9

MDQ/MECC/MDM output setup with respect to MDQS

333 MHz

266 MHz

200 MHz

tDDKHDS,

tDDKLDS

0.7

1.0

1.2

—ns

MDQ/MECC/MDM output hold with respect to MDQS

333 MHz

266 MHz

200 MHz

tDDKHDX,

tDDKLDX

0.7

1.0

1.2

—ns

MDQS preamble start

tDDKHMP

–0.5

× tMCK – 0.6 –0.5 × tMCK + 0.6

MPC8358ECVRADDDA bảng dữ liệu(PDF) 22 Page - Freescale Semiconductor, Inc

MPC8358ECVRADDDA bảng dữ liệu(HTML) 22 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL