công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STM32F100RC bảng dữ liệu(PDF) 81 Page - STMicroelectronics

tên linh kiện STM32F100RC
Giải thích chi tiết về linh kiện  High-density value line, advanced ARM-based 32-bit MCU
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F100RC bảng dữ liệu(HTML) 81 Page - STMicroelectronics

Back Button STM32F100RC Datasheet HTML 77Page - STMicroelectronics STM32F100RC Datasheet HTML 78Page - STMicroelectronics STM32F100RC Datasheet HTML 79Page - STMicroelectronics STM32F100RC Datasheet HTML 80Page - STMicroelectronics STM32F100RC Datasheet HTML 81Page - STMicroelectronics STM32F100RC Datasheet HTML 82Page - STMicroelectronics STM32F100RC Datasheet HTML 83Page - STMicroelectronics STM32F100RC Datasheet HTML 84Page - STMicroelectronics STM32F100RC Datasheet HTML 85Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 98 page
background image
STM32F100xC, STM32F100xD, STM32F100xE
Electrical characteristics
Doc ID 15081 Rev 7
81/98
Equation 1: RAIN max formula:
The above formula (Equation 1) is used to determine the maximum external impedance allowed for an
error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).
Table 51.
ADC characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Power supply
2.4
3.6
V
VREF+
Positive reference voltage
2.4
VDDA
V
IVREF
Current on the VREF input
pin
160(1)
220(1)
µA
fADC
ADC clock frequency
0.6
12
MHz
fS
(2)
Sampling rate
0.05
1
MHz
fTRIG
(2)
External trigger frequency
fADC = 12 MHz
823
kHz
17
1/fADC
VAIN
(3)
Conversion voltage range
0 (VSSA tied to
ground)
VREF+
V
RAIN
(2)
External input impedance
See Equation 1 and
Table 52 for details
50
k
Ω
RADC
(2)
Sampling switch resistance
1
k
Ω
CADC
(2)
Internal sample and hold
capacitor
8pF
tCAL
(2)
Calibration time
fADC = 12 MHz
5.9
µs
83
1/fADC
tlat
(2)
Injection trigger conversion
latency
fADC = 12 MHz
0.214
µs
3(4)
1/fADC
tlatr
(2)
Regular trigger conversion
latency
fADC = 12 MHz
0.143
µs
2(4)
1/fADC
tS
(2)
Sampling time
fADC = 12 MHz
0.125
17.1
µs
1.5
239.5
1/fADC
tSTAB
(2)
Power-up time
0
0
1
µs
tCONV
(2)
Total conversion time
(including sampling time)
fADC = 12 MHz
1.17
21
µs
14 to 252 (tS for sampling +12.5 for
successive approximation)
1/fADC
1.
Preliminary values.
2.
Guaranteed by design, not tested in production.
3.
VREF+ is internally connected to VDDA
4.
For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 51.
R
AIN
T
S
f
ADC
C
ADC
2
N2
+
()
ln
×
×
----------------------------------------------------------------
R
ADC
<



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com