JS28F256P30B95A datasheet(93/97 Pages) MICRON

93 / 97 page

August 2008

Datasheet

Order Number: 306666-12

P30

Notes:

"Illegal commands" include commands outside of the allowed command set (allowed commands: 40H [pgm], 20H [erase],

etc.)

If a "Read Array" is attempted from a busy partition, the result will be invalid data. The ID and CFI data are located at

different locations in the address map.

1st and 2nd cycles of "2 cycles write commands" must be given to the same partition address, or unexpected results will

occur.

To protect memory contents against erroneous command sequences, there are specific instances in a multi-cycle

command sequence in which the second cycle will be ignored. For example, when the device is program suspended and an

erase setup command (0x20) is given followed by a confirm/resume command (0xD0), the second command will be

ignored because it is unclear whether the user intends to erase the block or resume the program operation.

The Clear Status command only clears the error bits in the status register if the device is not in the following modes: WSM

running (Pgm Busy, Erase Busy, Pgm Busy In Erase Suspend, OTP Busy, BEFP modes).

BEFP writes are only allowed when the status register bit #0 = 0, or else the data is ignored.

Figure 47: Write State Machine—Next State Table (Sheet 6 of 6)

OTP Busy

BP Busy,

Word Program

Busy,

Erase Busy,

BP Busy

BP Busy in Erase

Suspend

Word Pgm

Suspend,

Word Pgm Busy in

Erase Suspend,

Pgm Suspend In

Erase Suspend

BEFP Setup,

BEFP Pgm & Verify

Busy,

Erase Setup,

OTP Setup,

BP: Setup, Load 1,

Load 2, Confirm,

Word Pgm Setup,

Word Pgm Setup in

Erase Susp,

BP Setup, Load1,

Load 2, Confirm in

Erase Suspend

Current chip state

Ready,

Erase Suspend,

BP Suspend

Lock/CR Setup,

Lock/CR Setup in

Erase Susp

OTP

Setup

(4)

Lock

Block

Confirm

(8)

Lock-Down

Block

Confirm

(8)

Write CR

Confirm

(8)

Block Address

(?WA0)

Illegal Cmds or

BEFP Data

(1)

(C0H)

(01H)

(2FH)

(03H)

(FFFFH)

(all other codes)

WSM

Operation

Completes

Output does

not change.

Array

Read

Status Read

Array Read

Output does not

change.

Output does not change.

Status

Read

Status Read

Command Input to Chip and resulting Output Mux Next State

Output

Next State Table

JS28F256P30B95A bảng dữ liệu(PDF) 93 Page - Micron Technology

JS28F256P30B95A bảng dữ liệu(HTML) 93 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

bảng dữ liệu tải về

Link URL