DP83848JSQ datasheet(36/80 Pages) TI

36 / 80 page

www.national.com

5.4 POWER FEEDBACK CIRCUIT

To ensure correct operation for the DP83848J, parallel

caps with values of 10

µF (Tantalum) and 0.1 µF should be

placed close to pin 19 (PFBOUT) of the device.

Pin 16 (PFBIN1) and pin 30 (PFBIN2) must be connected

to pin 19 (PFBOUT), each pin requires a small capacitor

(0.1

µF). See Figure 13 below for proper connections.

5.5 POWER DOWN

The device can be put in a Power Down mode by setting bit

11 (Power Down) in the Basic Mode Control Register,

BMCR (0x00h).

5.6 ENERGY DETECT MODE

When Energy Detect is enabled and there is no activity on

the cable, the DP83848J will remain in a low power mode

while monitoring the transmission line. Activity on the line

will cause the DP83848J to go through a normal power up

sequence. Regardless of cable activity, the DP83848J will

occasionally wake up the transmitter to put ED pulses on

the line, but will otherwise draw as little power as possible.

Energy detect functionality is controlled via register Energy

Detect Control (EDCR), address 0x1Dh.

6.0 Reset Operation

The DP83848J includes an internal power-on reset (POR)

function and does not need to be explicitly reset for normal

operation after power up. If required during normal opera-

tion, the device can be reset by a hardware or software

reset.

6.1 HARDWARE RESET

A hardware reset is accomplished by applying a low pulse

(TTL level), with a duration of at least 1

µs, to the

RESET_N. This will reset the device such that all registers

will be reinitialized to default values and the hardware con-

figuration values will be re-latched into the device (similar

to the power-up/reset operation).

6.2 SOFTWARE RESET

A software reset is accomplished by setting the reset bit

(bit 15) of the Basic Mode Control Register (BMCR). The

period from the point in time when the reset bit is set to the

point in time when software reset has concluded is approx-

imately 1

µs.

The software reset will reset the device such that all regis-

ters will be reset to default values and the hardware config-

0.1

µF

Pin 19 (PFBOUT)

0.1

µF

0.1

µF

Pin 16 (PFBIN1)

Pin 30 (PFBIN2)

Figure 13. Power Feedback Connection

DP83848JSQ bảng dữ liệu(PDF) 36 Page - Texas Instruments

DP83848JSQ bảng dữ liệu(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL