MPC8241EC datasheet(55/58 Pages) FREESCALE

55 / 58 page

MPC8241 Integrated Processor Hardware Specifications, Rev. 10

Freescale Semiconductor

Document Revision History

12/19/2005

Document—Imported new template and made minor editoral corrections.

Section 4.3.1—Before Figure 7, added paragraph for using DLL mode that provides lowest locked

tap point read in 0xE3.

Section 4.3.2—After Figure 12, added a sentence to introduce Figure 13.

Section 4.3.3—After Table 11, added a sentence to introduce Figure 14.

Section 4.3.4—After Table 13, added to the sentence to introduce Figures 16 thru 19.

Section 4.3.6—After Table 16, added a sentence to introduce Figures 22 thru 25.

Section 5.3—Updated the driver and I/O assignment information for the multiplexed PCI clock and

DUART signals. Added note for HRST_CPU and HRST_CTRL, which had been mentioned only in

Figure 2.

Section 9.2—Updated the part ordering specifications for the extended temperature parts. Also

updated Section 9.2 to reflect what we offer for new orders. Updated Figure 34 to match with current

part marking format.

Section 8.3—Added new section for part marking information.

05/11/2004

Section 4.1.4 —Table 4: Changed the default for drive strength of DRV_STD_MEM.

Section 4.3.1 —Table 8: Changed the wording for item 15 description.

Section 4.3.4 —Table 10: Changed Tos range and wording in note 7; Figure 11: changed wording

for SDRAM_SYNC_IN description relative to TOS.

6.1

—

Section 4.3.1 — Table 9: Corrected last row to state the correct description for the bit setting: Max

tap delay, DLL extend. Figure 8: Corrected the label name for the DLL graph to state “DLL Locking

Range Loop Delay vs. Frequency of Operation for DLL_Extend=1 and Normal Tap Delay”

—

Section 4.1.2 — Figure 2: Added note 6 and related label for latching of the PLL_CFG signals.

Section 4.1.3 — Updated specifications for the input high and input low voltages of PCI_SYNC_IN.

Section 4.3.1 — Table 8: Corrected typo for first number 1a to 1; Updated characteristics for the DLL

lock range for the default and remaining three DLL locking modes; Reworded note description for

note 6. Replaced contents of Table 9 with bit descriptions for the four DLL locking modes. In Figures

7 through 10, updated the DLL locking mode graphs.

Section 4.3.2 — Table 10: Changed the name of references for timing parameters from

SDRAM_SYNC_IN to sys_logic_clk to be consistent with Figure 11. Followed the same change for

note 2.

Section 4.3.3— Table 11: Changed the name of references for timing parameters from

SDRAM_SYNC_IN to sys_logic_clk to be consistent with Figure 11. Followed the same change for

note 2.

Section 5.3 — Table 17: Removed extra listing of DRDY in test/configuration signal list and updated

relevant notes for signal in memory Interface signal listing. Updated note #20. Added note 24 for the

signals of the UART interface.

Section 7.6 — Added relevant notes to this section and updated Figure 29.

—

Section 5.1— Updated package information to include all package offerings.

Section 5.2 — Included package case outline for ZP (Rev. B) packaging parts.

Section 9 — Updated Part markings for the offerings of the MPC8241.

All sections — Nontechnical reformatting

Table 21. Revision History Table (continued)

Revision

Date

Substantive Change(s)

MPC8241EC bảng dữ liệu(PDF) 55 Page - Freescale Semiconductor, Inc

MPC8241EC bảng dữ liệu(HTML) 55 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

bảng dữ liệu tải về

Link URL