ADAU1977WBCPZ-R7 datasheet(36/64 Pages) AD

36 / 64 page

ADAU1977

Data Sheet

Rev. A | Page 36 of 64

PLL CONTROL REGISTER

Address: 0x01, Reset: 0x41, Name: PLL_CONTROL

Table 27. Bit Descriptions for PLL_CONTROL

Bits

Bit Name

Settings

Description

Reset

Access

PLL_LOCK

PLL Lock Status. PLL lock status bit. When one PLL is locked.

0x0

PLL Not Locked

PLL Locked

PLL_MUTE

PLL Unlock Automute. When set to 1, mutes the ADC output if PLL

becomes unlocked.

0x1

No Automatic Mute on PLL Unlock

Automatic Mute with PLL Unlock

RESERVED

Reserved.

0x0

CLK_S

PLL Clock Source Select. Selecting input clock source for PLL.

0x0

MCLK Used for PLL Input

LRCLK Used for PLL Input; Only Supported for Sample Rates > 32 kHz

[2:0]

MCS

Master Clock Select. MCS bits determine the frequency multiplication

ratio of the PLL. It must be set based on the input MCLK frequency and

sample rate.

0x1

001

256 × fS MCLK for 32 kHz up to 48 kHz (see the PLL section for other

sample rates)

010

384 × fS MCLK for 32 kHz up to 48 kHz (see the PLL section for other

sample rates)

011

512 × fS MCLK for 32 kHz up to 48 kHz (see the PLL section for other

sample rates)

100

768 × fS MCLK for 32 kHz up to 48 kHz (see the PLL section for other

sample rates)

000

128 × fS MCLK for 32 kHz up to 48 kHz (see the PLL section for other

sample rates)

ADAU1977WBCPZ-R7 bảng dữ liệu(PDF) 36 Page - Analog Devices

ADAU1977WBCPZ-R7 bảng dữ liệu(HTML) 36 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

bảng dữ liệu tải về

Link URL