công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

STM32F102xB bảng dữ liệu(PDF) 65 Page - STMicroelectronics

tên linh kiện STM32F102xB
Giải thích chi tiết về linh kiện  Medium-density USB access line,ARM-based 32b MCU with 64/128KB Flash,USB FS interface,6 timers, ADC&8 com. interfaces
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F102xB bảng dữ liệu(HTML) 65 Page - STMicroelectronics

Back Button STM32F102xB Datasheet HTML 61Page - STMicroelectronics STM32F102xB Datasheet HTML 62Page - STMicroelectronics STM32F102xB Datasheet HTML 63Page - STMicroelectronics STM32F102xB Datasheet HTML 64Page - STMicroelectronics STM32F102xB Datasheet HTML 65Page - STMicroelectronics STM32F102xB Datasheet HTML 66Page - STMicroelectronics STM32F102xB Datasheet HTML 67Page - STMicroelectronics STM32F102xB Datasheet HTML 68Page - STMicroelectronics STM32F102xB Datasheet HTML 69Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 76 page
background image
STM32F102x8, STM32F102xB
Electrical characteristics
Doc ID 15056 Rev 4
65/76
Figure 31.
ADC accuracy characteristics
Figure 32.
Typical connection diagram using the ADC
1.
Refer to Table 45 for the values of RAIN, RADC and CADC.
2.
Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the
pad capacitance (roughly 7 pF). A high Cparasitic value will downgrade conversion accuracy. To remedy
this, fADC should be reduced.
EO
EG
1LSBIDEAL
(1) Example of an actual transfer curve
(2) The ideal transfer curve
(3) End point correlation line
ET=Total u nadjusted er ror: maximum deviation
between the actual and the ideal transfer curves.
EO=Offset error: deviation between the first actual
transition and the first ideal one.
EG=Gain er ror: deviation between the last ideal
transition and the last actual one.
ED=Differential linearity error: maximum deviation
between actual steps and the ideal one.
EL=Integral linearity error:
maximum deviation
between any actual transition and the end point
correlation line.
4095
4094
4093
5
4
3
2
1
0
7
6
1
2
3
456
7
4093 4094 4095 4096
(1)
(2)
ET
ED
EL
(3)
VDDA
VSSA
ai15497
VDDA
4096
[1LSBIDEAL =
ai14974b
STM32F102
VDD
AINx
IL±1 µA
0.6 V
VT
RAIN(1)
Cparasitic
VAIN
0.6 V
VT
RADC(1)
12-bit
converter
CADC(1)
Sample and hold ADC
converter



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com