41594B datasheet(301/372 Pages) MICROCHIP

301 / 372 page

 2011-2012 Microchip Technology Inc.

Preliminary

DS41594B-page 301

PIC12LF1840T48A

FIGURE 28-5:

POWER-UP TIMING

When operating in Advanced mode, two possibilities

exist for operation of the transmitter, these are

dependent upon the state of the TX Mode bit (D12 of

the register description in Table 28-2).

When set to logical ‘0’, operation is identical to that of

the Preset mode. Transmit operation will be in accor-

dance with that of Figure 28-2 with the time TOFFT cor-

responding to that set in the Configuration register.

Note that prior to programming the default, logical ‘0’,

configuration is loaded. Note also that subsequent pro-

gramming iterations can only be performed once the

transmit cycle is finished – including the time required

for switching off the PA (TOFFT).

With TX Mode (D12) set, the transmitter is placed

directly in Transmit mode. It will remain in Transmit

mode until a second register write operation clears the

TX mode bit. Refer to Figure 28-6.

FIGURE 28-6:

MANUAL CONTROL OF TRANSMITTER

VDD

CTRL

State

tSTART

Don’t Care

Valid Logic Level

Sleep

Power-Up

3.7V

1.8V

Note 1: Once in Sleep mode, activity on the DATA

pin (without clocking of the CTRL line) will

trigger transmission according to the

current configuration settings. Care must

taken

avoid

inadvertent

transmissions.

tRAMP

tWAKE

TWI Config

TX OFF

TX ENABLE

D12 = 1

D12 = 0

DATA

CTRL

RF OUT

DATA TRANSMISSION

41594B bảng dữ liệu(PDF) 301 Page - Microchip Technology

41594B bảng dữ liệu(HTML) 301 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL