WM8940CGEFLSLASHV datasheet(14/91 Pages) WOLFSON

14 / 91 page

WM8940

Production Data

PD, Rev 4.3, November 2011

Test Conditions

DCVDD=1.8V, DBVDD=AVDD=SPKVDD=3.3V, DGND=AGND=SPKGND=0V, TA=+25

oC, Slave Mode, fs=48kHz, MCLK=256fs,

24-bit data, unless otherwise stated.

PARAMETER

SYMBOL

MIN

TYP

MAX

UNIT

Audio Data Input Timing Information

FRAME propagation delay from BCLK falling edge

tDL

ADCDAT propagation delay from BCLK falling edge

tDDA

DACDAT setup time to BCLK rising edge

tDST

DACDAT hold time from BCLK rising edge

tDHT

AUDIO INTERFACE TIMING – SLAVE MODE

Figure 3 Digital Audio Data Timing – Slave Mode

Test Conditions

DCVDD=1.8V, DBVDD=AVDD=SPKVDD=3.3V, DGND=AGND=SPKGND=0V, TA=+25

oC, Slave Mode, fs=48kHz, MCLK= 256fs,

24-bit data, unless otherwise stated.

PARAMETER

SYMBOL

MIN

TYP

MAX

UNIT

Audio Data Input Timing Information

BCLK cycle time

tBCY

81.38

BCLK pulse width high

tBCH

32.55

BCLK pulse width low

tBCL

32.55

FRAME set-up time to BCLK rising edge

tLRSU

FRAME hold time from BCLK rising edge

tLRH

DACDAT hold time from BCLK rising edge

tDH

DACDAT set-up time to BCLK rising edge

tDS

ADCDAT propagation delay from BCLK falling edge

tDD

Note:

BCLK period should always be greater than or equal to MCLK period.

WM8940CGEFL/V bảng dữ liệu(PDF) 14 Page - Wolfson Microelectronics plc

WM8940CGEFL/V bảng dữ liệu(HTML) 14 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL