R5F10RF8AFP datasheet(50/76 Pages) RENESAS

tên linh kiện	R5F10RF8AFP

Giải thích chi tiết về linh kiện	Integrated LCD controller/driver, True Low Power Platform (as low as 75 關A/MHz, and 0.64 關A for RTC LVD), 1.6 V to 5.5 V operation, 8 to 32 Kbyte Flash, 31 DMIPS at 24 MHz, for All LCD Based Applications

PDF	76 Pages

Scroll/Zoom	100%

nhà sản xuất	RENESAS [Renesas Technology Corp]

Trang chủ	http://www.renesas.com

Logo

50 / 76 page

RL78/L12

2. ELECTRICAL SPECIFICATIONS (TARGET)

Page 50 of 73

R01DS0157EJ0001 Rev.0.01

2012.02.20

Under development

Preliminary document

Specifications in this document are tentative and subject to change.

Caution

The pins mounted depend on the product.

Refer to 1.3.1

32-pin products to 1.3.5

64-pin

products.

(7) Communication at different potential (2.5 V, 3 V)

(CSI mode) (slave mode, SCKp... external clock input)

(TA =

−40 to +85°C, 1.8 V ≤ EVDD = VDD ≤ 5.5 V, VSS = EVSS = 0 V)

Parameter

Symbol

Conditions

MIN.

TYP.

MAX.

Unit

20 MHz < fMCK

≤ 24 MHz

12/fMCK

8 MHz < fMCK

≤ 20 MHz

10/fMCK

4 MHz < fMCK

≤ 8 MHz

8/fMCK

4.0 V

≤ EVDD ≤ 5.5 V,

2.7 V

≤ Vb ≤ 4.0 V

fMCK

≤ 4 MHz

6/fMCK

20 MHz < fMCK

≤ 24 MHz

16/fMCK

16 MHz < fMCK

≤ 20 MHz

14/fMCK

8 MHz < fMCK

≤ 16 MHz

12/fMCK

4 MHz < fMCK

≤ 8 MHz

8/fMCK

2.7 V

≤ EVDD < 4.0 V,

2.3 V

≤ Vb ≤ 2.7 V

fMCK

≤ 4 MHz

6/fMCK

20 MHz < fMCK

≤ 24 MHz

36/fMCK

16 MHz < fMCK

≤ 20 MHz

32/fMCK

8 MHz < fMCK

≤ 16 MHz

26/fMCK

4 MHz < fMCK

≤ 8 MHz

16/fMCK

SCKp cycle time

Note 1

tKCY2

1.8 V

≤ EVDD < 3.3 V,

1.6 V

≤ Vb ≤ 2.0 VNote2

fMCK

≤ 4 MHz

10/fMCK

4.0 V

≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V

tKCY2/2

−

2.7 V

≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V

tKCY2/2

−

SCKp high-/low-level

width

Note 2

tKH2,

tKL2

1.8 V

≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V

tKCY2/2

−

2.7 V

≤ VDD < 5.5 V

1/fMCK + 20

SIp setup time

(to SCKp

↑) Note 3

tSIK2

1.8 V

≤ Vb ≤ 3.3 V

1/fMCK + 30

SIp hold time

(from SCKp

↑) Note 4

tKSI2

1/fMCK + 31

4.0 V

≤ EVDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V,

Cb = 30 pF, Rb = 1.4 k

2/fMCK +

120

2.7 V

≤ EVDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V,

Cb = 30 pF, Rb = 2.7 k

2/fMCK +

214

Delay time from SCKp

↓ to

SOp output

Notes 2, 5

tKSO2

1.8 V

≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V,

Cb = 30 pF, Rb = 5.5 k

2/fMCK +

573

(Note, Caution and Remark are listed on the next page.)

R5F10RF8AFP bảng dữ liệu(PDF) 50 Page - Renesas Technology Corp

R5F10RF8AFP bảng dữ liệu(HTML) 50 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

bảng dữ liệu tải về

Link URL