MSP430F4152IPM datasheet(9/82 Pages) TI

9 / 82 page

MSP430F41x2

MIXED SIGNAL MICROCONTROLLER

SLAS648E -- APRIL 2009 -- REVISED MARCH 2011

POST OFFICE BOX 655303

 DALLAS, TEXAS 75265

Terminal Functions (continued)

TERMINAL

NO.

I/O

DESCRIPTION

NAME

I/O

DESCRIPTION

P7.3/TCK/S35

I/O

General-purpose digital I/O pin

Test clock input for device programming and test

LCD segment output

P7.4/TA1.4/

A0/CA2

I/O

General-purpose digital I/O pin

Timer1_A5, capture: CCI4B input, compare: Out4 output

ADC10 analog input A0

Comparator_A input 2

P7.5/TA1.3/

A1/CA3

I/O

General-purpose digital I/O pin

Timer1_A5, capture: CCI3B input, compare: Out3 output

ADC10 analog input A1

Comparator_A input 3

P7.6/TA0.2/S25

I/O

General-purpose digital I/O pin

Timer0_A3, capture: CCI2A input, compare: Out2 output

LCD segment output

AVCC

Analog supply voltage, positive terminal

AVSS

Analog supply voltage, negative terminal

DVCC

Digital supply voltage, positive terminal. Supplies all digital parts.

DVSS

Digital supply voltage, negative terminal. Supplies all digital parts.

XOUT

Output port for crystal oscillator XT1. Standard or watch crystals can be connected.

XIN

Input port for crystal oscillator XT1. Standard or watch crystals can be connected.

RST/NMI/

SBWTDIO

Reset or nonmaskable interrupt input

Spy-Bi-Wire test data input/output during programming and test

TEST/SBWTCLK

Selects test mode for JTAG pins on Port7. The device protection fuse is connected to TEST.

Thermal Pad

QFN package pad (RGZ package only). Connection to DVSS is recommended.

MSP430F4152IPM bảng dữ liệu(PDF) 9 Page - Texas Instruments

MSP430F4152IPM bảng dữ liệu(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

bảng dữ liệu tải về

Link URL