| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PCF85176 bảng dữ liệu(PDF) 27 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF85176 bảng dữ liệu(HTML) 27 Page - NXP Semiconductors |
|
27 / 43 page ![]() PCF85176_1 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 01 — 14 April 2010 27 of 43 NXP Semiconductors PCF85176 Universal LCD driver for low multiplex rates 10. Static characteristics [1] VLCD > 3 V for 1⁄3 bias. [2] LCD outputs are open-circuit; inputs at VSS or VDD; external clock with 50 % duty factor; I2C-bus inactive. [3] For typical values, see Figure 19. [4] For typical values, see Figure 20. [5] When tested, I2C pins SCL and SDA have no diode to VDD and may be driven to the VI limiting values given in Table 15 (see Figure 18 as well). [6] Propagation delay of driver between clock (CLK) and LCD driving signals. [7] Periodically sampled, not 100 % tested. [8] Outputs measured one at a time. Table 16. Static characteristics VDD = 1.8 V to 5.5 V; VSS = 0 V; VLCD = 2.5 V to 6.5 V; Tamb = −40 °C to +85 °C; unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit Supplies VDD supply voltage 1.8 - 5.5 V VLCD LCD supply voltage [1] 2.5 - 6.5 V IDD supply current fclk(ext) = 1536 Hz [2][3] -- 20 μA IDD(LCD) LCD supply current fclk(ext) = 1536 Hz [2][4] -- 60 μA Logic VP(POR) power-on reset supply voltage 1.0 1.3 1.6 V VIL LOW-level input voltage on pins CLK, SYNC, OSC, A0 to A2, SA0, SCL, SDA VSS -0.3VDD V VIH HIGH-level input voltage on pins CLK, SYNC, OSC, A0 to A2, SA0, SCL, SDA [5][6] 0.7VDD -VDD V IOL LOW-level output current output sink current; VOL = 0.4 V; VDD =5 V on pins CLK and SYNC 1- - mA on pin SDA 3 - - mA IOH(CLK) HIGH-level output current on pin CLK output source current; VOH =4.6 V; VDD =5V 1- - mA IL leakage current VI =VDD or VSS; on pins CLK, SCL, SDA, A0 to A2 and SA0 −1- +1 μA IL(OSC) leakage current on pin OSC VI =VDD −1- +1 μA CI input capacitance [7] -- 7 pF LCD outputs ΔV O output voltage variation on pins BP0 to BP3 and S0 to S39 −100 - +100 mV RO output resistance VLCD = 5 V [8] on pins BP0 to BP3 - 1.5 - k Ω on pins S0 to S39 - 6.0 - k Ω |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |