MPC8377E datasheet(35/126 Pages) FREESCALE

35 / 126 page

MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

Local Bus

10.2

Local Bus AC Electrical Specifications

Table 39 describes the general timing parameters of the local bus interface of the device when in PLL

enable mode.

Table 37. Local Bus DC Electrical Characteristics (LBVDD =2.5 V)

At recommended operating conditions with LBVDD = 2.5 V.

Parameter

Conditions

Symbol

Min

Max

Unit

Supply voltage 2.5 V

—

LBVDD

2.37

2.73

Output high voltage

IOH = –1.0 mA

LBVDD = Min

VOH

2.00

—

Output low voltage

IOL = 1.0 mA

LBVDD = Min

VOL

—0.40

Input high voltage

—

LBVDD = Min

VIH

1.7

LBVDD + 0.3

Input low voltage

—

LBVDD = Min

VIL

–0.3

0.70

Input high current

VIN

1 = LBV

IIH

—20

μA

Input low current

VIN

1 = GND

IIL

–20

—

μA

Table 38. Local Bus DC Electrical Characteristics (LBVDD =1.8 V)

At recommended operating conditions with LBVDD = 1.8 V.

Parameter

Conditions

Symbol

Min

Max

Unit

Supply voltage 1.8 V

—

LBVDD

1.71

1.89

Output high voltage

IOH = –1.0 mA

LBVDD = Min

VOH

LBVDD – 0.45

—

Output low voltage

IOL = 1.0 mA

LBVDD = Min

VOL

—0.45

Input high voltage

—

LBVDD = Min

VIH

0.65

× LBV

LBVDD + 0.3

Input low voltage

—

LBVDD = Min

VIL

–0.3

0.35

× LBV

Input high current

VIN

1 = LBV

IIH

—10

μA

Input low current

VIN

1 = GND

IIL

–10

—

μA

Table 39. Local Bus General Timing Parameters—PLL Enable Mode

Parameter

Symbol1

Min

Max

Unit

Notes

Local bus cycle time

tLBK

7.5

Input setup to local bus clock (except LUPWAIT/LGTA)tLBIVKH

1.5

—

3, 4

Input hold from local bus clock

tLBIXKH

1.0

—

3, 4

LUPWAIT/LGTA input setup to local bus clock

tLBIVKH1

1.5

—

3, 4

LALE output fall to LAD output transition (LATCH hold time)

tLBOTOT1

1.5

—

LALE output fall to LAD output transition (LATCH hold time)

tLBOTOT2

3—

LALE output fall to LAD output transition (LATCH hold time)

tLBOTOT3

2.5

—

Local bus clock to LALE rise

tLBKHLR

—4.5

—

Local bus clock to output valid (except LALE)

tLBKHOV

—4.5

MPC8377E bảng dữ liệu(PDF) 35 Page - Freescale Semiconductor, Inc

MPC8377E bảng dữ liệu(HTML) 35 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL